cs5535 National Semiconductor Corporation, cs5535 Datasheet - Page 113
cs5535
Manufacturer Part Number
cs5535
Description
Geode Cs5535 Companion Multi-function South Bridge
Manufacturer
National Semiconductor Corporation
Datasheet
1.CS5535.pdf
(555 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cs5535-KSZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
cs5535-UDC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
cs5535-UDCF
Manufacturer:
AMD
Quantity:
20 000
- Current page: 113 of 555
- Download datasheet (4Mb)
Revision 0.8
KEL Functional Description
4.9.8
The FA20 sequence occurs frequently in DOS applications.
Mostly, the sequence is to set FA20 high; that is, do not
force address bit 20 to a 0. High is the default state of this
signal. To reduce the number of ASMIs caused by the A20
sequence, KEL generates an ASMI only if the GateA20
sequence would change the state of A20.
The A20 sequence is initiated with a write of D1h to I/O
Address 064h. On detecting this write, the KEL sets the
A20Sequence bit in HCE_Control (KEL Memory Offset
100h[5]). It captures the data byte in HCE_Input (KEL
Memory Offset 104h[7:0]), but does not set the InputFull bit
in HCE_Status (KEL Memory Offset 10Ch[1]). When
A20Sequence is set, a write of a value to I/O Address 060h
that has bit 1 set to a value different than A20State in
HCE_Control (KEL Memory Offset 100h[8]) causes Input-
Full to be set and causes an ASMI. An ASMI with both
InputFull and A20Sequence set indicates that the applica-
tion is trying to change the setting of FA20 on the keyboard
controller. However, when A20Sequence is set, and a write
of a value to I/O Address 060h that has bit 1 set to the
same value as A20State in HCE_Control is detected, then
no ASMI will occur.
As mentioned above, a write to I/O Address 064h of any
value other than D1h causes A20Sequence to be cleared.
If A20Sequence is active and a value of FFh is written to
I/O Address 064h, A20Sequence is cleared but InputFull is
not set. A write of any value other than D1h or FFh causes
InputFull to be set, which then causes an ASMI. A write of
FFh to I/O Address 064h when A20Sequence is not set
causes InputFull to be set. The current value of the
A20_Mask is maintained in two unconnected places. The
A20State bit in HCE_Control and bit 1 in Port A. The value
of A20State is only changed via a software write to
HCE_Control. It is set to 0 at reset. The value of bit 1 in
Port A changes on any write to Port A. From reset PortA[1]
is 1.
4.9.9
The processor initialization sequence is possible if either of
the following cases is true:
• A write of a value fed to I/O Address 064h indicates
• Port A initialization, INIT will respond to: Write 01h to I/O
4.9.10 Port A
This register is at I/O Address 092h. It can also be used to
change the state of A20 or to cause an INIT. When 8-bit
data that has its bit 0 set to 1 is written, it causes an INIT.
However, if bit 1 of the 8-bit data is set to 1, it causes a
change in the state of A20 (A20 gets asserted). As above,
an ASMI is only generated on an INIT or A20 event. The
INIT operation always forces A20 high. Writes to bits 2 and
higher are a “don’t care”. Reads to Port A always return
00h or 02h depending on the state of the bit 1 of Port A.
processor initialization (INIT) or warm reset. This sets
KEL_INIT_ASMI_FLAG if enabled in the DIVIL. All HCE
registers and Port A are not effected.
Address 092h. (Refer to Section 4.9.10 "Port A".)
Theory - Force A20 Low Sequence
Theory - Processor Initialize Sequence
(Continued)
113
Note that A20 can be changed with Port A or the GateA20
sequence. Another important point is that A20State in
HCE_Control and bit 1 in Port A are independent from
each other. Writing a 1 to Port A bit 1 does not effect the
A20State bit. Changing the state of the A20State bit does
not effect the bit 1 of Port A.
Note that when A20 has a value of 0, it means that the sec-
ond MB wraps to the first MB. However, a value of 1 means
that A20 is not modified.
The following statements summarize the above INIT and
A20 sequences :
INIT will respond to: Write 01h to I/O Address 092h or FEh
to I/O Address 064h.
A20 toggle will respond to: Write 02h to Address 092h or
Write 00h to Address 092h (bit 1 toggles, bit 0 held at 0),
and Write D1h to I/O Address 064h then write a value to
I/O Address 060h that has bit 1 set to a value different than
the A20State in HceControl register. Trapping will insure
the SMI is taken on the instruction boundary.
A Keyboard INIT will not respond to: Write D1h to I/O
Address 064h followed by a write 02h to I/O Address 060h
(set bit 0 to 0).
4.9.11 Keyboard Emulation Logic MSRs
In addition to HCE_Control (KEL Memory Offset 100h),
there is a KEL Extended Control MSR, MSR_KELX_CTL
(MSR 5140001Fh), to provide additional features.
A “snoop” feature is used when an external LPC based
keyboard controller is used (while the KEL is not enabled).
All I/O accesses to I/O Addresses 060h and 064h proceed
to the LPC, but the KEL snoops or watches for the A20 and
INIT
KEL_A20_ASMI_FLAG or KEL_INIT_ASMI_FLAG in the
DIVIL if enabled.
EEs may be routed such that they generate an IRQ or
ASMI. In the case of Emulation IRQ, the clearing is done by
an
HCE_Status registers. Reading the EE routing bit is not
required for emulation processing via IRQ. This bit does
not effect ASMIs associated with A20 and INIT operations.
All ASMI signals are a single clock pulse wide.
SOFEVENT (Start of Frame Event) is established with bits
[3:2] of MSR 5140001Fh. These bits provide alternative
sources for SOFEVENT. The SOFEVENT can be sourced
from USB1, USB2, or the PIT. A 00 value selects the test
mode.
The Port A enable bit is a mask bit for Port A and its default
state is high.
operation
sequences.
on
the
If
appropriate
these
occur,
HCE_Control
www.national.com
KEL
sets
or
Related parts for cs5535
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Freescale Semiconductor Technical Data
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Self-calibrating 12-bit Plus Sign Serial I/o A/d Converters With Mux And Sample/hold
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Pllatinum Tm Fractional N Rf / Integer N If Dual Low Power Frequency Synthesizer
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Pllatinum? 2.0 Ghz Frequency Synthesizer For Rf Personal Communications
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Pllatinumtm 160 Mhz Frequency Synthesizer For Rf Personal Communications
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Dual N-channel Enhancement Mode Field Effect Transistor
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Video Amplifier System (obsolete)
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Synchronous Step-up DC/DC Converter For White Led Applications
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
CLC420 - High Speed, Voltage Feedback op Amp, Package: Lcc, Pin Nb=20
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Monolithic Triple 4.5 CRT Driver
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Differential Video Amplifier
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
ADC10061 - 10-Bit 600 NS A/D Converter With Input Multiplexer And Sample/Hold, Package: Soic Wide, Pin Nb=20
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
DS36277 - Dominant Mode Multipoint Transceiver, Package: Soic Narrow, Pin Nb=8
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Printer Solenoid Driver
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Quad High Speed Trapezoidal Bus Transceiver
Manufacturer:
National Semiconductor Corporation
Datasheet: