cs5535 National Semiconductor Corporation, cs5535 Datasheet - Page 234

no-image

cs5535

Manufacturer Part Number
cs5535
Description
Geode Cs5535 Companion Multi-function South Bridge
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cs5535-KSZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
cs5535-UDC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
cs5535-UDCF
Manufacturer:
AMD
Quantity:
20 000
www.national.com
ACC Register Descriptions
5.3.1.3
MSR Address
Type
Reset Value
The flags are set by internal conditions. The internal conditions are enabled if the EN bit is 1. Reading the FLAG bit returns
the value; writing 1 clears the flag; writing 0 has no effect. (See Section 3.8.3 "MSR Address 2: SMI Control" on page 67 for
further SMI/ASMI generation details.)
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
15:14
63:33
11:7
31:1
Bit
6:4
2:0
Bit
13
12
32
3
GeodeLink Device SMI MSR (ACC_GLD_MSR_SMI)
Name
DISCARD
NON_COH_WR
NON_COH_RD
RSVD
PRI
RSVD (RO)
PID
Name
RSVD
IRQ_SSMI_FLAG
RSVD
51500002h
R/W
00000000_00000000h
ACC_GLD_MSR_CONFIG Bit Descriptions (Continued)
Description
Read Prefetch Discard Policy.
00: Reserved.
01: Discard all data not taken under current local bus grant.
10: Discard all data on any local bus transaction.
11: Discard all data on any local bus write transaction. Always use this value.
Non-Coherent Write.
0: Write requests are coherent.
1: Write requests are non-coherent. Always use this value.
Non-Coherent Read.
0: Read requests are coherent.
1: Read requests are non-coherent. Always use this value.
Reserved. Reads as 0.
Priority Level. Always write 0.
Reserved (Read Only). Returns 0.
Priority ID. Always write 0.
Description
Reserved. Reads return 0.
IRQ SSMI Flag. If high, records that an SSMI was generated because the ACC inter-
rupt signal transitioned from 0 to 1. This bit is unaffected when the interrupt transitions
from 1 to 0. Write 1 to clear; writing 0 has no effect. IRQ_SSMI_EN (bit 1) must be set
to enable this event and set flag.
Reserved. Reads return 0.
ACC_GLD_MSR_SMI Bit Descriptions
(Continued)
ACC_GLD_MSR_SMI Register Map
RSVD
RSVD
234
9
8
7
6
5
4
3
2
Revision 0.8
1
0

Related parts for cs5535