cs5535 National Semiconductor Corporation, cs5535 Datasheet - Page 357

no-image

cs5535

Manufacturer Part Number
cs5535
Description
Geode Cs5535 Companion Multi-function South Bridge
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cs5535-KSZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
cs5535-UDC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
cs5535-UDCF
Manufacturer:
AMD
Quantity:
20 000
Revision 0.8
SMB Controller Register Descriptions
5.11.1.4
SMB I/O Offset
Type
Reset Value
This register configures and controls the SMB functional block. It maintains the current SMB status and controls several
SMB functions. On reset and when the SMB is disabled, the non-reserved bits of SMB_CTRL1 are cleared.
STASTRE
Bit
7
6
5
4
3
2
7
SMB Control 1 (SMB_CTRL1)
Name
STASTRE
NMINTE
GCMEN
ACK
RSVD
INTEN
NMINTE
03h
R/W
00h
6
Description
Stall After Start Enable.
0: When cleared, STASTR (SMB I/O Offset 01h[3]) can not be set. However, if
1: Stall after start mechanism enabled, and SMB stalls the bus after the address byte.
New Match Interrupt Enable.
0: No interrupt issued on a new match.
1: Interrupt issued on a new match only if INTEN (bit 2) is set.
Global Call Match Enable.
0: SMB not responding to global call.
1: Global call match enabled.
Receive Acknowledge. This bit is ignored in transmit mode. When the device acts as
a receiver (slave or master), this bit holds the transmitting instruction that is transmitted
during the next acknowledge cycle.
0: Cleared after acknowledge cycle.
1: Negative acknowledge issued on next received byte.
Reserved. Reads return 0; writes have no effect.
Interrupt Enable.
0: SMB interrupt disabled.
1: SMB interrupt enabled. An interrupt is generated in response to one of the following
GCMEN
STASTR is set, clearing STASTRE will not clear STASTR.
events:
-Detection of an address match (NMATCH, SMB I/O Offset 01h[2] = 1) and NMINTE
(bit 6) = 1.
-Receipt of bus error (BER, SMB I/O Offset 01h[5] = 1).
-Receipt of Negative Acknowledge after sending a byte (NEGACK, SMB I/O Offset
01h[4] = 1).
-Acknowledge of each transaction (same as the hardware set of the SDAST bit,
SMB I/O Offset 01h[6]) when DMA not enabled.
-In master mode if STASTRE = 1 (SMB I/O Offset 03h[7]), after a successful start
(STASTR = 1, SMB I/O Offset 01h[3]).
-Detection of a Stop condition while in slave mode (SLVSTP = 1, SMB I/O Offset
01h[7]).
5
SMB_CTRL1 Bit Descriptions
SMB_CTRL1 Register Map
ACK
4
(Continued)
357
RSVD
3
INTEN
2
STOP
1
www.national.com
START
0

Related parts for cs5535