DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 194
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 194 of 530
- Download datasheet (16Mb)
5–18
Table 5–11. Selectable I/O Standards for OCT With and Without Calibration (Part 2 of 2)
Stratix V Device Handbook Volume 2: Device Interfaces and Integration
Differential HSTL 1.2 Class II
Differential SSTL15
Differential SSTL135
Differential SSTL125
Differential SSTL12
Differential HSUL 1.2
Notes to
(1) The 25-and 50- driver impedance are calibrated with the RZQ pin connected to a 100- reference resistor to GND.
(2) The calibrated R
Table
I/O standards
5–11:
S
and R
R
Stratix V devices support R
calibration is only supported for input configuration of input and bidirectional pins.
Output pin configurations do not support R
R
the I/O standard of the pin where the R
Figure 5–5.
The R
external 100- or 240- resistors connected to the RZQ pin and dynamically enables or
disables the transistors until they match. Calibration occurs at the end of device
configuration. When the calibration circuit finds the correct impedance, it powers
down and stops changing the characteristics of the drivers.
T
T
T
OCT final values are pending silicon characterization.
OCT with Calibration
OCT with calibration. When you use R
T
OCT calibration circuit compares the total impedance of the I/O buffer to the
R
T
OCT with Calibration
OCT Setting, R
Uncalibrated R
Transmitter
25
—
—
—
—
—
Output Termination
s
T
()
s
OCT with calibration in all banks. R
Setting, R
Calibrated R
25, 34, 40, 50
34, 40, 48, 60, 80
40, 60, 240
34, 40
34, 40
Z
0
T
25
(2)
OCT is enabled.
s
T
()
(2)
(2)
T
OCT, the V
s
(2)
OCT
OCT with calibration.
V
(2)
REF
(1)
R
20, 30, 40, 60, 120
20, 30, 40, 60, 120
20, 30, 40, 60, 120
Input Termination
Chapter 5: I/O Features in Stratix V Devices
T
V
OCT Setting, R
OCT Support and I/O Termination Schemes
CCIO
CCIO
GND
60, 120
100
100
()
50
(2)
(2)
(2)
(2)
Stratix V OCT
Receiver
of the bank must match
(2)
May 2011 Altera Corporation
T
OCT with
T
Figure 5–5
V
REF
0.6
—
—
—
—
—
(V)
shows
V
1.35
1.25
1.2
1.5
1.2
1.2
(V)
CCIO
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX230N](/photos/28/41/284156/dk-dev-4sgx230n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: