DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 439
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 439 of 530
- Download datasheet (16Mb)
Chapter 2: Transceiver Clocking in Stratix V Devices
FPGA Fabric-Transceiver Interface Clocking
Table 2–4. FPGA Fabric-Transceiver Interface Clocks
May 2011 Altera Corporation
mgmt_clk
Notes to
(1) For more information about the GCLK, RCLK, and PCLK resources available in each device, refer to the
(2) mgmt_clk is a free-running clock that is not derived from the transceiver blocks.
Clock Name
Devices
Table
Transmitter Datapath Interface Clocking
chapter.
(2)
2–4:
Avalon-MM interface management clock
Table 2–5
Table 2–5. Configuration Specific Port Names for tx_clkout and rx_clkout
The transmitter datapath interface is comprised of the following:
■
■
This interface is clocked by the transmitter datapath interface clock.
shows transmitter datapath interface clocking. The transmitter PCS forwards the
following clocks to the FPGA fabric:
■
■
Write side of the TX phase compensation FIFO—for configurations that use the
standard PCS channel
Write side of the TX FIFO—for configurations that use the 10G PCS channel
tx_clkout for each transmitter channel in non-bonded configuration
tx_clkout[0] for all transmitter channels in bonded configuration
Configuration
Low Latency
lists the port names for tx_clkout and rx_clkout.
Interlaken
Clock Description
Custom
XAUI
PCIe
(Note 1)
Port Name for tx_clkout
xgmii_tx_clk
(Part 2 of 2)
tx_clkout
tx_clkout
tx_clkout
pipe_pclk
FPGA fabric-to-transceiver
Interface Direction
Stratix V Device Handbook Volume 3: Transceivers
Clock Networks and PLLs in Stratix V
Port Name for rx_clkout
xgmii_rx_clk
rx_clkout
rx_clkout
rx_clkout
pipe_pclk
Resource Utilization
FPGA Fabric Clock
GCLK, RCLK, PCLK
Figure 2–17
2–23
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: