DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 347

no-image

DK-DEV-5SGXEA7/ES

Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Datasheets

Specifications of DK-DEV-5SGXEA7/ES

Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
Chapter 10: SEU Mitigation in Stratix V Devices
Error Detection Timing
May 2011 Altera Corporation
The EMR is updated whenever an error occurs. If the error location and message are
not shifted out before the next error location is found, the previous error location and
message are overwritten by the new information. To avoid this, you must shift these
bits out within one frame of the CRC verification. The minimum interval time
between each update for the EMR depends on the device and the error detection clock
frequency. However, slowing down the error detection clock frequency slows down
the error recovery time for the SEU event.
Table 10–9
EMR for Stratix V devices.
Table 10–9. Minimum Update Interval for Error Message Register—Preliminary
The CRC calculation time for the error detection circuitry to check from the first until
the last frame depends on the device and the error detection clock frequency.
The minimum CRC calculation time is calculated using the maximum error detection
frequency with a divisor factor of 1. The maximum CRC calculation time is calculated
using the minimum error detection frequency with a divisor factor of 8. You can
estimate the CRC calculation time for other valid divisors (n) for a specific device
density using the
Equation 10–2.
Stratix V GX
Stratix V GS
Stratix V GT
Stratix V E
Family
lists the estimated minimum interval time between each update for the
CRC Calculation Time
Equation
10–2:
Stratix V Device Handbook Volume 2: Device Interfaces and Integration
5SGXA3
5SGXA4
5SGXA5
5SGXA7
5SGXA9
5SGXAB
5SGXB5
5SGXB6
5SGSD2
5SGSD3
5SGSD4
5SGSD5
5SGSD6
5SGSD8
5SGTC5
5SGTC7
Device
5SEE9
5SEEB
=
Minimum calculation time
--------------------------------------------------------------------- -
2
Timing Interval (s)
2
2.73
2.73
3.59
3.59
4.87
4.87
3.73
3.73
3.59
3.59
2.99
2.99
4.55
4.55
4.87
4.87
TBD
TBD
n
10–9

Related parts for DK-DEV-5SGXEA7/ES