DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 48

no-image

DK-DEV-5SGXEA7/ES

Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Datasheets

Specifications of DK-DEV-5SGXEA7/ES

Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
Chapter 2: DC and Switching Characteristics for Stratix V Devices
Switching Characteristics
Table 2–22. Block Performance Specifications for Stratix V DSP Devices—Preliminary
Table 2–23. Memory Block Performance Specifications for Stratix V Devices—Preliminary
May 2011 Altera Corporation
One complex 27 × 27
Note to
(1) These numbers are preliminary pending silicon characterization.
MLAB
M20K
Block
Notes to
(1) These numbers are preliminary pending silicon characterization.
(2) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL
(3) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F
Memory
set to 50% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
Table
Table
Single port, all supported widths
Simple dual-port, all supported
widths
ROM, all supported widths
Single-port, all supported widths
Simple dual-port, all supported
widths
Simple dual-port with the
read-during-write option set to
Old Data, all supported widths
Simple dual-port with ECC
enabled, 512 × 32
Simple dual-port with ECC and
optional pipeline registers
enabled, 512 × 32
True dual port, all supported
widths
ROM, all supported widths
Min Pulse Width (clock high time)
Min Pulse Width (clock low time)
2–22:
2–23:
Memory Block Specifications
Table 2–23
Mode
Modes using Four DSPs
Mode
lists the Stratix V memory block specifications.
ALUTs
Resources Used
0
0
0
0
0
0
0
0
0
0
Memory
Speed Grade
1
1
1
1
1
1
1
1
1
1
425
–2
Speed Grade
Stratix V Device Handbook Volume 1: Overview and Datasheet
600
450
600
600
600
525
450
600
600
600
750
500
C2
Performance
Speed Grade
340
–3
Performance
Speed Grade
C3,I3
500
375
500
500
500
455
400
500
500
500
800
625
MAX
(Note 1)
.
Speed Grade
(Note
298
–4
(Part 2 of 2)
Speed Grade
1), (2),
C4,I4
450
300
450
450
450
400
350
450
450
450
850
690
(3)
MHz
Unit
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
ps
ps
2–20

Related parts for DK-DEV-5SGXEA7/ES