DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 50
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 50 of 530
- Download datasheet (16Mb)
Chapter 2: DC and Switching Characteristics for Stratix V Devices
Switching Characteristics
Table 2–26. High-Speed I/O Specifications for Stratix V Devices—Preliminary
May 2011 Altera Corporation
f
clock frequency)
True Differential I/O
Standards
f
clock frequency)
Single Ended I/O
Standards
f
clock frequency)
Single Ended I/O
Standards
f
clock frequency)
Transmitter
True Differential I/O
Standards - f
(data rate)
Emulated
Differential I/O
Standards with
Three External
Output Resistor
Networks - f
(data rate)
t
Differential I/O
Standards
t
Differential I/O
Standards with
Three External
Output Resistor
Network
t
HSCLK_in
HSCLK_in
HSCLK_in
HSCLK_OUT
DUTY
x Jitter
x Jitter
Symbol
- True
- Emulated
(input
(input
(input
(output
(4)
(3)
(8)
HSDR
HSDR
Clock boost factor W = 1 to 40
Clock boost factor W = 1 to 40
Clock boost factor W = 1 to 40
Transmitter output clock duty
High-Speed I/O Specification
Table 2–26
SERDES factor J = 3 to 10
SERDES factor J = 4 to 10
Emulated Differential I/O
Total Jitter for Data Rate
Total Jitter for Data Rate
Total Jitter for Data Rate
Total Jitter for Data Rate
cycle for both True and
600 Mbps - 1.25 Gbps
SERDES factor J = 2,
SERDES factor J = 1,
600 Mbps - 1.6 Gbps
Uses DDR Registers
Uses SDR Register
< 600 Mbps
< 600 Mbps
Conditions
Standards
(10)
—
(5)
(5)
(5)
lists high-speed I/O timing for Stratix V devices.
Min
—
—
—
—
45
(7)
(7)
(7)
(7)
5
5
5
5
–2 Speed Grade
Typ
—
—
—
—
—
—
—
—
—
—
—
—
50
1434
1100
Max
717
717
520
717
160
300
0.1
0.2
55
(6)
(7)
(7)
Stratix V Device Handbook Volume 1: Overview and Datasheet
Min
—
—
—
—
45
(7)
(7)
(7)
(7)
5
5
5
5
–3
(Note 1), (2), (3)
Speed Grade
Typ
—
—
—
—
—
—
—
—
—
—
—
—
50
1250
Max
625
625
420
625
840
160
300
0.1
0.2
55
(6)
(7)
(7)
(Part 1 of 2)
Min
—
—
—
—
45
(7)
(7)
(7)
(7)
5
5
5
5
–4
Speed Grade
Typ
—
—
—
—
—
—
—
—
—
—
—
—
50
1050
Max
0.25
525
525
420
525
840
160
325
0.1
55
(6)
(7)
(7)
2–22
Mbps
Mbps
Mbps
Mbps
MHz
MHz
MHz
MHz
Unit
ps
UI
ps
UI
%
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: