DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 328
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 328 of 530
- Download datasheet (16Mb)
9–48
Figure 9–29. Remote System Upgrade Circuitry
Note to
(1) If you are using the ALTREMOTE_UPDATE megafunction, the RU_DOUT, RU_SHIFTnLD, RU_CAPTnUPDT, RU_CLK, RU_DIN, RU_nCONFIG, and
Stratix V Device Handbook Volume 2: Device Interfaces and Integration
RU_nRSTIMER signals are internally controlled by the megafunction to perform all the related remote system upgrade operations.
Figure
RU_DOUT
9–29:
dout
Status Register (SR)
Figure 9–29
Table 9–15
circuitry.
Table 9–15. Remote System Upgrade Circuitry Timing Specifications
Bit [4..0]
f
t
t
Notes to
(1) This clock is user-supplied to the remote system upgrade circuitry. If you are using the ALTREMOTE_UPDATE
(2) This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE megafunction high for the
(3) This is equivalent to strobing the reset_timer input of the ALTREMOTE_UPDATE megafunction high for the
[4..0]
MAX_RU_CLK
RU_nCONFIG
RU_nRSTIMER
RU_SHIFTnLD
megafunction, the clock user-supplied to the ALTREMOTE_UPDATE megafunction must meet this specification.
minimum timing specification. For more information, refer to
page
minimum timing specification. For more information, refer to
Parameter
capture
Table
Shift Register
9–51.
lists the timing parameter specifications for the remote system upgrade
din
(2)
shows the remote system upgrade circuitry.
(1)
9–15:
(3)
Chapter 9: Configuration, Design Security, and Remote System Upgrades in Stratix V Devices
RU_CAPTnUPDT
dout
Control Register
Update Register
(Note 1)
Logic Array
Bit [37..0]
[37..0]
[37..0]
Logic Array
clkout
Minimum
Logic Array
250
250
—
capture
capture
update
RU_CLK
clkin
din
update
RU_DIN RU_nCONFIG
“Remote System Upgrade State Machine” on
“User Watchdog Timer” on page
Maximum
Internal Oscillator
Machine
40
—
—
State
RSU
time-out
RU_nRSTIMER
May 2011 Altera Corporation
Remote System Upgrades
Watchdog
Timer
User
9–51.
MHz
Unit
ns
ns
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: