DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 33
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 33 of 530
- Download datasheet (16Mb)
Chapter 2: DC and Switching Characteristics for Stratix V Devices
Electrical Characteristics
Table 2–6. Bus Hold Parameters for Stratix V Devices—Preliminary
Table 2–7. OCT Calibration Accuracy Specifications for Stratix V Devices—Preliminary (Part 1 of 2)
May 2011 Altera Corporation
Parameter Symbol
Low
sustaining
current
High
sustaining
current
Low
overdrive
current
High
overdrive
current
Bus-hold
trip point
25- R
50- R
34- and 40- R
48--and
80- R
50- R
S
S
S
T
Symbol
I
I
V
I
I
SUSH
SUSL
ODH
ODL
TRIP
S
Bus Hold Specifications
Table 2–6
On-Chip Termination (OCT) Specifications
If you enable OCT calibration, calibration is automatically performed at power-up for
I/Os connected to the calibration block.
calibration accuracy specifications.
(maximum)
(minimum)
Internal series termination
with calibration (25-
setting)
Internal series termination
with calibration (50-
setting)
Internal series termination
with calibration (34- and
40- setting)
Internal series termination
with calibration (48-
60-and 80- setting)
Internal parallel
termination with
calibration (50- setting)
Conditions
0V < V
0V < V
V
V
IN
IN
V
V
—
CCIO
CCIO
< V
> V
IN
IN
Description
IL
IH
lists the Stratix V device family bus hold specifications.
<
<
-22.5
22.5
0.45
Min
—
—
1.2 V
-120
0.95
Max
120
—
—
V
V
V
CCIO
CCIO
CCIO
V
-25.0
25.0
0.50
CCIO
Min
V
—
—
Conditions
1.25, 1.2 V
CCIO
1.5, 1.2 V
1.5, 1.2 V
= 3.0, 2.5, 1.8,
= 3.0, 2.5, 1.8,
= 2.5, 1.8, 1.5,
1.5 V
= 1.5, 1.35,
1.2 V
= 1.2 V
-160
Max
1.00
160
—
—
Table 2–7
Stratix V Device Handbook Volume 1: Overview and Datasheet
-30.0
30.0
0.68
Min
—
—
-10 to +40 -10 to +40 -10 to +40
1.8 V
V
CCIO
lists the Stratix V OCT termination
±15
±15
±15
±15
C2
-200
1.07
Max
200
—
—
Calibration Accuracy
-50.0
50.0
0.70
Min
—
—
C3,I3
±15
±15
±15
±15
2.5 V
-300
Max
1.70
300
—
—
(Note 1)
C4,I4
±15
±15
±15
±15
-70.0
70.0
0.80
Min
—
—
3.0 V
Unit
-500
Max
2.00
500
%
%
%
%
%
—
—
2–5
Unit
µA
µA
µA
µA
V
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: