DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 464
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 464 of 530
- Download datasheet (16Mb)
4–8
Figure 4–6. Channel Placement Guidelines in 10GBASE-R Configurations
Interlaken
Stratix V Device Handbook Volume 3: Transceivers
Transceiver Bank
CMU PLL (10.3125 Gbps)
10GBASE-R Ch 4
10GBASE-R Ch 3
10GBASE-R Ch 2
10GBASE-R Ch 1
10GBASE-R Ch 0
Transceiver Channel Placement Guidelines
Stratix V devices allow placing up to five 10GBASE-R channels in a transceiver bank
using a clock multiplier unit (CMU) channel PLL. However, all six channels in the
same transceiver bank can be placed in 10GBASE-R mode using one of the two ATX
PLLs in the same transceiver bank.
locations in a transceiver bank using one of the two CMU channel PLLs.
This section describes Interlaken link implementation using Stratix V transceivers. It
provides the transceiver channel datapath, clocking, and channel placement
guidelines when configured in an Interlaken configuration.
Interlaken is a scalable, chip-to-chip interconnect protocol designed to enable
transmission speeds from 10 to 100 Gbps and beyond. Stratix V devices support a
transmission speed of up to 10.3125 Gbps per lane in an Interlaken configuration. All
the PCS blocks in the Interlaken configuration are designed towards the Interlaken
Protocol Definition, Rev 1.2.
In the MegaWizard
instantiating the Interlaken PHY IP core under Interlaken in the Interfaces menu.
™
Plug-In Manager, you can implement an Interlaken link by
×1 Clock Line
Transceiver Bank
Chapter 4: Transceiver Protocol Configurations in Stratix V Devices
Figure 4–6
CMU PLL (10.3125 Gbps)
10GBASE-R Ch 4
10GBASE-R Ch 3
10GBASE-R Ch 2
10GBASE-R Ch 1
10GBASE-R Ch 0
shows legal 10GBASE-R channel
May 2011 Altera Corporation
×1 Clock Line
Interlaken
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: