SLXT973QC.A2

Manufacturer Part NumberSLXT973QC.A2
ManufacturerIntel
SLXT973QC.A2 datasheet
 

Specifications of SLXT973QC.A2

Lead Free Status / RoHS StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
Page 12/88

Download datasheet (2Mb)Embed
PrevNext
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
1.0
Pin Assignments and Signal Descriptions
Figure 2. LXT973 Pin Assignments
TXD1_2
TXD1_3
COL1
CRS1
AUTO_NEG1
AUTO_NEG0
SD_2P5V/SPEED1
SD_2P5V/SPEED0
DUPLEX1
DUPLEX0
LED_CGF0
LED_CGF1
RESET
SGND
REFCLK
GNDD
FIBER_TP1
FIBER_TP0
MDDIS1
MDDIS0
PWRDWN1
MDC1
MDIO1
PWRDWN0
MDIO0
MDC0
VCCIO
GNDIO
RXD0_3
RXD0_2
Package Topside Markings
Marking
Part #
LXT973 is the unique identifier for this product family.
Identifies the particular silicon “stepping” (Refer to Specification Update for additional stepping
Rev #
information.)
Lot #
Identifies the batch.
FPO #
Identifies the Finish Process Order.
12
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
Rev #
Part #
LXT973QE XX
18
Lot #
XXXXXX
19
20
FPO #
XXXXXXXX
21
22
23
24
25
26
27
28
29
30
Definition
80
LED1_3
79
TXSLEW1
78
TXSLEW0
GNDPECL
77
SD0
76
SD1
75
VCCPECL
74
73
VCCR
72
DPAN_1
71
DPAP_1
70
GNDT
69
GNDR
68
DPBN_1
DPBP_1
67
66
VCCT
65
VCCT
64
DPBN_0
63
DPBP_0
62
GNDR
61
GNDT
60
DPAN_0
59
DPAP_0
58
VCCR
57
TEST_1
56
TEST_0
55
ADDR1
54
ADDR2
53
ADDR3
52
ADDR4
51
LED0_3
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002