SLXT973QC.A2

Manufacturer Part NumberSLXT973QC.A2
ManufacturerIntel
SLXT973QC.A2 datasheet
 

Specifications of SLXT973QC.A2

Lead Free Status / RoHS StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
Page 50/88

Download datasheet (2Mb)Embed
PrevNext
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
Table 13. Configuration Settings (Hardware Control Interface) (Continued)
FIBER_TPn
AUTO_NEGx
High
Low
High
Low
High
Low
1. These pins also set the default values for Registers 0 and 4 accordingly.
50
SPEEDx
DUPLEXx
AUTO_NEG is disabled. LXT973 port x is forced
High
Low
to 100 Mbps half-duplex operation.
AUTO_NEG is disabled. LXT973 port x is forced
Low
High
to 10 Mbps full-duplex operation.
AUTO_NEG is disabled. LXT973 port x is forced
Low
Low
to 10 Mbps half-duplex operation.
Mode
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002