SLXT973QC.A2 Intel, SLXT973QC.A2 Datasheet - Page 43

no-image

SLXT973QC.A2

Manufacturer Part Number
SLXT973QC.A2
Description
Manufacturer
Intel
Datasheet

Specifications of SLXT973QC.A2

Lead Free Status / RoHS Status
Not Compliant
4.1.6
4.1.6.1
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002
Table 11. Magnetics Requirements
Twisted-Pair Interface
Use the following standard guidelines for a twisted-pair interface:
Magnetics Information
The LXT973 requires a 1:1 ratio for the receive transformers and a 1:1 ratio for the transmit
transformers. The transformer isolation voltage should be rated at 2 kV to protect the circuitry from
static voltages across the connectors and cables. Refer to
Before committing to a specific component, designers should contact the manufacturer for current
product specifications, and validate the magnetics for the specific application.
Rx turns ratio
Tx turns ratio
Insertion loss
Primary inductance
Transformer
isolation
Differential to
common mode
rejection
Return Loss
Place the magnetics as close as possible to the LXT973.
Keep transmit pair traces as short as possible; both traces should have the same length.
Avoid vias and layer changes as much as possible.
Keep the transmit and receive pairs apart to avoid cross-talk.
Route the transmit pair adjacent to a ground plane. The optimum arrangement is to place the
transmit traces two to three layers from the ground plane with no intervening signals.
Improve EMI performance by filtering the TPO center tap. A single ferrite bead rated at
100 mA may be used to supply center tap current to all ports.
Parameter
Min
350
0.0
-16
-10
40
35
2
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
Nom
1:1
1:1
0.6
Max
1.1
Units
dB
kV
dB
dB
dB
dB
H
Test Condition
60 to 100 MHz
.1 to 60 MHz
30 MHz
80 MHz
Table 11
for transformer requirements.
43

Related parts for SLXT973QC.A2