SLXT973QC.A2 Intel, SLXT973QC.A2 Datasheet - Page 47

no-image

SLXT973QC.A2

Manufacturer Part Number
SLXT973QC.A2
Description
Manufacturer
Intel
Datasheet

Specifications of SLXT973QC.A2

Lead Free Status / RoHS Status
Not Compliant
4.3
4.4
4.5
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002
Figure 16. LXT973 Initialization Sequence
Initialization
At power-up or reset, the LXT973 performs the initialization as shown in
When the MDDISn pin is High, the LXT973 enters Manual Control Mode for that port. When
MDDISn is Low, MDIO Control Mode is enabled for that port. Mode control selection is provided
via the MDDISn pin as shown in
MDIO Control Mode
In the MDIO Control mode, the LXT973 uses the Hardware Control Interface to set up initial
(default) values of the MDIO registers. Once initial values are set, bit control reverts to the MDIO
interface.
Manual Control Mode
In the Manual Control Mode, LXT973 disables direct write operations to the MDIO registers on
the MDIO interface. The Hardware Control Interface is monitored during Reset to set up the MDIO
registers.
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
Pass Control to
MDIO Interface
MDIO Control Mode
MDDISn = 0
Table 12 on page
Power-up or Reset
Read H/W Control
Initialize MDIO
Registers
Interface
MDDIS
48.
Manual Control Mode
MDDISn = 1
Disable MDIO
Writes
Figure 16 on page
47.
47

Related parts for SLXT973QC.A2