SLXT973QC.A2

Manufacturer Part NumberSLXT973QC.A2
ManufacturerIntel
SLXT973QC.A2 datasheet
 


Specifications of SLXT973QC.A2

Lead Free Status / RoHS StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
Page 17/88

Download datasheet (2Mb)Embed
PrevNext
Table 2. LXT973 Port 0 Signal Descriptions (Continued)
Pin #
Signal Names
20
MDDIS0
26
MDC0
25
MDIO0
1. AI = Analog Input, AO = Analog Output, I = Input, O = Output, OD = Open Drain output,
ST = Schmitt Triggered input, TS = Tri-State-able output, SL = Slew-rate Limited output,
IP = Weak Internal Pull-up, ID = Weak Internal Pull-down.
Table 3. LXT973 Port 1 Signal Descriptions
Pin #
Signal Names
2
TXD1_3
1
TXD1_2
100
TXD1_1
99
TXD1_0
98
TXEN1
94
TXER1
97
TXCLK1
85
RXD1_3
86
RXD1_2
87
RXD1_1
88
RXD1_0
89
RXDV1
93
RXER1
92
RXCLK1
1. AI = Analog Input, AO = Analog Output, I = Input, O = Output, OD = Open Drain output,
ST = Schmitt Triggered input, TS = Tri-State-able output, SL = Slew-rate Limited output,
IP = Weak Internal Pull-up, ID = Weak Internal Pull-Down
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
1
Type
Signal Description
Management Disable. When MDDIS0 is tied High, the MDIO port is
completely disabled and the Hardware Control Interface pins set their
respective bits at power-up and reset.
When MDDIS0 is pulled Low at power-up or reset via the internal pull-
I
down resistor or by tying it to ground, the Hardware Control Interface
Pins control only the initial or “default” values of their respective register
bits. After the power-up/reset cycle is complete, bit control reverts to the
MDIO serial channel.
Management Data Clock. Clock for MDIO0 serial channel. Maximum
I
frequency is 20 MHz.
Management Data Input/Output. Bi-directional serial data channel for
I/O
PHY/STA communication.
1
Type
Signal Description
Transmit Data. TXD1_n is a bundle of parallel data signals driven by
the MAC controller. TXD1<3:0> transition synchronously with respect
I
to the TXCLK1. TXD1<0> is the least significant bit. In normal mode,
only TXD1<3:0> are monitored.
Transmit Enable. The MAC asserts TXEN1 when it drives data on
I
TXD0n. This signal must be synchronized to TXCLK1.
Transmit Error. (TXER1 is a 100 Mbps only signal.) The MAC asserts
this input when an error has occurred in the transmit data stream.
I
When operating at 100 Mbps, the LXT973 responds by sending "H
Symbols" on the line. In Symbol mode, this pin acts as TXD1_4.
Transmit Clock. TXCLK1 is sourced by the LXT973 in both 10 Mbps
and 100 Mbps modes.
O, TS
2.5 MHz for 10 Mbps operation
25 MHz for 100 Mbps operation.
Receive Data.The LXT973 drives received data on these outputs,
O, TS
synchronous to RXCLK1.
Receive Data Valid. The LXT973 asserts this signal when it drives
O, TS
valid data on RXD0n. This output is synchronous to RXCLK1.
Receive Error. The LXT973 asserts this output when it receives
O, TS
invalid symbols from the network. RXER1 is synchronous to RXCLK1.
In Symbol mode, this pin acts as RXD1_4.
Receive Clock. RXCLK1 is sourced by the LXT973 in both 10 Mbps
and 100 Mbps modes.
O, TS
2.5 MHz for 10 Mbps operation
25 MHz for 100 Mbps operation.
17