SLXT973QC.A2 Intel, SLXT973QC.A2 Datasheet - Page 35

no-image

SLXT973QC.A2

Manufacturer Part Number
SLXT973QC.A2
Description
Manufacturer
Intel
Datasheet

Specifications of SLXT973QC.A2

Lead Free Status / RoHS Status
Not Compliant
3.8
3.8.1
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002
Figure 9. 100BASE-X Frame Format
If the LXT973 detects a signal fault condition, it transmits the Far End Fault Indication (FEFI) over
the fiber link. The FEFI consists of 84 consecutive “1s” followed by a single “0.” This pattern must
be repeated at least three times. The LXT973 transmits the Far-End Fault code a minimum of three
times if all the following conditions are true:
100 Mbps Operation
100BASE-X Network Operations
During 100BASE-X operation, the LXT973 transmits and receives 5-bit symbols across the
network link.
actively transmitting data, the LXT973 sends out IDLE symbols on the line.
In 100BASE-TX mode, the device scrambles the data and transmits it to the network using MLT-3
line code. The MLT-3 signals received from the network are de-scrambled and decoded, and sent
across the MII to the MAC.
In 100BASE-FX mode, the LXT973 transmits and receives NRZI signals across the PECL
interface. An external 100BASE-FX transceiver module is required to complete the fiber
connection.
As shown in
LXT973 detects the start of preamble, it transmits a J/K Start-of-Stream Delimiter (SSD) symbol to
the network. It then encodes and transmits the rest of the packet, including the balance of the
preamble, the Start-of-Frame Delimiter (SFD), packet data, and CRC. Once the packet ends, the
LXT973 transmits the T/R End-of-Stream Delimiter (ESD) symbol and returns to transmitting
IDLE symbols.
Replaced by
/J/K/ code-groups
Start-of-Stream
Delimiter (SSD)
P0
Fiber mode is selected.
Far End Fault Code transmission is enabled (Register bit 16.2 = 1).
Signal Detect indicates either no signal or the receive PLL cannot lock.
Loopback is not enabled.
64-Bit Preamble
P1
(8 Octets)
Figure
P6
Figure 9
Delimiter (SFD)
Start-of-Frame
SFD
9, the MAC starts each transmission with a preamble pattern. As soon as the
shows the structure of a standard frame packet. When the MAC is not
DA
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
Address (6 Octets each)
Destination and Source
DA
SA
SA
Packet Length
L1
(2 Octets)
L2
(Pad to minimum packet size)
D0
Data Field
D1
Dn
Frame Check Field
(4 Octets)
CRC
End-of-Stream Delimiter (ESD)
/T/R/ code-groups
Replaced by
InterFrame Gap / Idle Code
I0
(> 12 Octets)
IFG
35

Related parts for SLXT973QC.A2