SLXT973QC.A2 Intel, SLXT973QC.A2 Datasheet - Page 21
Manufacturer Part Number
Specifications of SLXT973QC.A2
Lead Free Status / RoHS Status
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002
Table 7. LXT973 Per Port LED and Configuration Signal Descriptions (Continued)
1. AI = Analog Input, AO = Analog Output, I = Input, O = Output, OD = Open Drain output,
ST = Schmitt Triggered input, TS = Tri-State-able output, SL = Slew-rate Limited output,
IP = Weak Internal Pull-up, ID = Weak Internal Pull-Down
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
SD_2P5V. In fiber mode, these pins select between a 2.5V or 3.3V
fiber transceiver. High is for 2.5V and low is for 3.3V.
Speed. Set the default speed of the port in Hardware mode. High
is 100 Mbps and Low is 10 Mbps.
Duplex. Sets the duplex setting of the port in Hardware mode.
High is full-duplex and Low is half-duplex.
Fiber/Twisted-Pair. Sets the operating state of the port in
Hardware mode. High is twisted-pair and Low is fiber.
Power-Down. When set High, this pin puts the relevant PHY into