SLXT973QC.A2

Manufacturer Part NumberSLXT973QC.A2
ManufacturerIntel
SLXT973QC.A2 datasheet
 


Specifications of SLXT973QC.A2

Lead Free Status / RoHS StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
Page 46/88

Download datasheet (2Mb)Embed
PrevNext
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
Figure 14. Typical Fiber Interface
DPBP_n
DPBN_n
LXT973
DPAN_n
DPAP_n
SD-2P5V
GNDPECL
VCCPECL
1. This pin selects between 2.5V and 3.3V fiber transceivers. The figure shows the connection for a
3.3V fiber transceiver.
2. Refer to the transceiver manufacturers’ recommendations for termination circuitry.
Figure 15. Typical MII Interface
MAC
46
+3.3V
+2.5V
+2.5V
F
F
F
F
F
F
k
+3.3V
130
SDn
82
GNDS
1
130
130
3.3V
GNDS
TXEN
TXER
TXD<3:0>
TXCLK
RXCLK
RXDV
LXT973
RXER
RXD<3:0>
CRS
COL
k
k
TD-
TD+
k
Fiber Txcvr
SD
2
RD-
RD+
RJ-45
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002