SLXT973QC.A2

Manufacturer Part NumberSLXT973QC.A2
ManufacturerIntel
SLXT973QC.A2 datasheet
 


Specifications of SLXT973QC.A2

Lead Free Status / RoHS StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
Page 36/88

Download datasheet (2Mb)Embed
PrevNext
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
3.8.2
100BASE-X Protocol Sublayer Operations
In the 7-layer OSI communications model, the LXT973 is a Physical Layer 1 (PHY) device. The
LXT973 implements the Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA),
and Physical Medium Dependent (PMD) sublayers of the reference model defined by the IEEE
802.3u specification. The following paragraphs discuss the LXT973 operation from the reference
model point of view.
3.8.3
PCS Sublayer
The Physical Coding Sublayer (PCS) provides the MII interface, as well as the 4B/5B encoding/
decoding function. For 100BASE-TX and 100BASE-FX operation, the PCS layer provides IDLE
symbols to the PMD-layer line driver as long as TXEN is de-asserted. For 10BASE-T operation,
the PCS layer merely provides a bus interface and serialization/de-serialization function.
10BASE-T operation does not use the 4B/5B encoder.
3.8.3.1
Preamble Handling
When the MAC asserts TXEN, the PCS substitutes a /J/K/ symbol pair, also known as the Start-of-
Stream Delimiter (SSD), for the first two nibbles received across the MII. The PCS layer continues
to encode the remaining MII data until TXEN is de-asserted. It then returns to supplying IDLE
symbols to the line driver.
The PCS layer performs the opposite function in the receive direction by substituting two preamble
nibbles for the SSD.
3.8.3.2
Dribble Bits
The LXT973 handles dribble bits in all modes. If one through four dribble bits are received, the
nibble is passed across the MII, and padded with ones if necessary. If five through seven dribble
bits are received, the second nibble is not sent to the MII bus.
Figure 10. Protocol Sublayers
PCS
Sublayer
PMA
Sublayer
PMD
Sublayer
36
MII Interface
LXT973
Encoder/Decoder
Serializer/De-serializer
Link/Carrier Detect
PECL Interface
Scrambler/
De-scrambler
Fiber Transceiver
100BASE-TX
100BASE-FX
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002