SLXT973QC.A2

Manufacturer Part NumberSLXT973QC.A2
ManufacturerIntel
SLXT973QC.A2 datasheet
 

Specifications of SLXT973QC.A2

Lead Free Status / RoHS StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
Page 77/88

Download datasheet (2Mb)Embed
PrevNext
15.0
Timing Diagrams
The LXT973 device meets all timings for MII per the IEEE 802.3u standard.
Table 32 on page 82
Figure 27. 100BASE-TX Transmit Timing - 4B Mode
TXCLK
TXD<3:0>
Twisted-Pair
NOTE: Twisted-pair output default pins are as follows: DPAP/N_0 and
Table 40. MII - 100BASE-TX Transmit Timing Parameters - 4B Mode
Parameter
TXD<3:0>, TXEN, TXER setup to
TXCLK High
TXD<3:0>, TXEN, TXER hold from
TXCLK High
TXEN sampled to CRS asserted
TXEN sampled to CRS de-asserted
TXEN sampled to twisted-pair output
(Tx latency)
1. Typical values are at 25°C, and are for design aid only, are not guaranteed, and are not subject to
production testing.
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
refer to MII timings.
0ns
t1
TXEN
t2
t5
Output
t3
CRS
DPBP/N_1.
Sym
Min
t1
12
t2
0
t3
2
t4
2
t5
Table 27
through
250ns
t4
Test
1
Typ
Max
Units
Conditions
ns
ns
4
5
BT
4
5
BT
5
BT
77