SLXT973QC.A2 Intel, SLXT973QC.A2 Datasheet - Page 31

no-image

SLXT973QC.A2

Manufacturer Part Number
SLXT973QC.A2
Description
Manufacturer
Intel
Datasheet

Specifications of SLXT973QC.A2

Lead Free Status / RoHS Status
Not Compliant
string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!"
3.5.5
3.6
3.6.1
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002
Table 9. Configuration Settings (Hardware Control Interface)
Hardware Configuration Settings
The LXT973 provides a hardware option to set the initial device configuration. The hardware
option uses four per-port configuration pins that provide control (see
Link Establishment
Auto-Negotiation
The LXT973 attempts to auto-negotiate with its link partner by sending Fast Link Pulse (FLP)
bursts. Each burst consists of 33 pulse positions spaced 62.5 s apart. Odd link pulses (clock
pulses) are always present. Even link pulses (data pulses) may also be present or absent to indicate
a “1” or a “0”. Each FLP burst exchanges 16 bits of data, referred to as a “page.” All devices that
support auto-negotiation must implement the “Base Page”, defined by IEEE 802.3 (Registers 4 and
5). The LXT973 also supports the optional “Next Page” function (Registers 7 and 8).
FIBER/TPx
1. These pins also set the default values for Registers 0 and 4 accordingly.
High
High
High
High
High
High
High
High
Low
Low
AUTO-NEGx
High
High
High
High
Low
Low
Low
Low
-
-
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
SPEEDx
High
High
High
High
Low
Low
Low
Low
-
-
DUPLEXx
High
High
High
High
High
Low
Low
Low
Low
Low
100BASE-FX is enabled in half-duplex mode.
Auto-negotiation is disabled.
100BASE-FX is enabled in full-duplex mode.
Auto-negotiation is disabled.
AUTO_NEG is enabled. All capabilities are
advertised.
Register bits 4.8, 4.7, 4.6, and 4.5 are all set to 1.
AUTO_NEG is enabled. Only 100 Mbps
capabilities are advertised.
Register bits 4.8 and 4.7 are set 1. Register bits
4.6 and 4.5 are cleared to 0.
AUTO_NEG is enabled. Only 10 Mbps capability is
advertised.
Register bits 4.8 and 4.7 are cleared to 0. Register
bits 4.6 and 4.5 are set to 1.
AUTO_NEG is enabled. Only half -duplex
capability is advertised.
Register bits 4.7 and 4.5 are set 1. Register bits
4.8 and 4.6 are cleared to 0.
AUTO_NEG is disabled. LXT973 port x is forced to
100 Mbps full-duplex operation.
AUTO_NEG is disabled. LXT973 port x is forced to
100 Mbps half-duplex operation.
AUTO_NEG is disabled. LXT973 port x is forced to
10 Mbps full-duplex operation.
AUTO_NEG is disabled. LXT973 port x is forced to
10 Mbps half-duplex operation.
Table 9 on page
Mode
31).
31

Related parts for SLXT973QC.A2