AT91SAM7S256D-AU Atmel, AT91SAM7S256D-AU Datasheet - Page 112

• Manufacturer Part Number: AT91SAM7S256D-AU
• Description: ARM Microcontrollers - MCU 256K Flash SRAM 64K ARM based MCU
• Manufacturer: Atmel
• Series: SAM7S256r

Specifications of AT91SAM7S256D-AU

• Rohs: yes
• Core: ARM
• Processor Series: AT91SAM
• Data Bus Width: 16 bit/32 bit
• Maximum Clock Frequency: 55 MHz
• Program Memory Size: 256 KB
• Data Ram Size: 64 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 3 V to 3.6 V
• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: LQFP-64
• Mounting Style: SMD/SMT
• Interface Type: 2-Wire, I2S, SPI, USART
• Length: 7 mm

19.2.4.3
19.2.4.4
When programming is complete, the bit FRDY bit in the Flash Programming Status Register (MC_FSR) rises. If an
interrupt has been enabled by setting the bit FRDY in MC_FMR, the interrupt line of the Memory Controller is
activated.
Two errors can be detected in the MC_FSR register after a programming sequence:
Lock bits are associated with several pages in the embedded Flash memory plane. This defines lock regions in the
embedded Flash memory plane. They prevent writing/erasing protected pages.
After production, the device may have some embedded Flash lock regions locked. These locked regions are
reserved for a default application. Refer to the product definition section for the default embedded Flash mapping.
Locked sectors can be unlocked to be erased and then programmed with another application or other data.
The lock sequence is:
A programming error, where a bad keyword and/or an invalid command have been written in the MC_FCR register,
may be detected in the MC_FSR register after a programming sequence.
It is possible to clear lock bits that were set previously. Then the locked region can be erased or programmed. The
unlock sequence is:
A programming error, where a bad keyword and/or an invalid command have been written in the MC_FCR register,
may be detected in the MC_FSR register after a programming sequence.
The Unlock command programs the lock bit to 1; the corresponding bit LOCKSx in MC_FSR reads 0. The Lock
command programs the lock bit to 0; the corresponding bit LOCKSx in MC_FSR reads 1.
Note:
General-purpose NVM bits do not interfere with the embedded Flash memory plane. (Does not apply to EFC1 on
the SAM7S512.) These general-purpose bits are dedicated to protect other parts of the product. They can be set
(activated) or cleared individually. Refer to the product definition section for the general-purpose NVM bit action.
The activation sequence is:
• Programming Error: A bad keyword and/or an invalid command have been written in the MC_FCR register.
• Lock Error: At least one lock region to be erased is protected. The erase command has been refused and no
• The Flash Command register must be written with the following value:
• When locking completes, the bit FRDY in the Flash Programming Status Register (MC_FSR) rises. If an
• The Flash Command register must be written with the following value:
• When the unlock completes, the bit FRDY in the Flash Programming Status Register (MC_FSR) rises. If an
• Start the Set General Purpose Bit command (SGPB) by writing the Flash Command Register with the SEL
page has been erased. A Clear Lock Bit command must be executed previously to unlock the corresponding
lock regions.
(0x5A << 24) | (lockPageNumber << 8 & PAGEN) | SLB
lockPageNumber is a page of the corresponding lock region.
interrupt has been enabled by setting the bit FRDY in MC_FMR, the interrupt line of the Memory Controller is
activated.
(0x5A << 24) | (lockPageNumber << 8 & PAGEN) | CLB
lockPageNumber is a page of the corresponding lock region.
interrupt has been enabled by setting the bit FRDY in MC_FMR, the interrupt line of the Memory Controller is
activated.
command and the number of the general-purpose bit to be set in the PAGEN field.
Lock Bit Protection
General-purpose NVM Bits
Access to the Flash in Read Mode is permitted when a Lock or Unlock command is performed.
SAM7S Series [DATASHEET]
6175M–ATARM–26-Oct-12
112