AT91SAM7S256D-AU Atmel, AT91SAM7S256D-AU Datasheet - Page 648

• Manufacturer Part Number: AT91SAM7S256D-AU
• Description: ARM Microcontrollers - MCU 256K Flash SRAM 64K ARM based MCU
• Manufacturer: Atmel
• Series: SAM7S256r

Specifications of AT91SAM7S256D-AU

• Rohs: yes
• Core: ARM
• Processor Series: AT91SAM
• Data Bus Width: 16 bit/32 bit
• Maximum Clock Frequency: 55 MHz
• Program Memory Size: 256 KB
• Data Ram Size: 64 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 3 V to 3.6 V
• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: LQFP-64
• Mounting Style: SMD/SMT
• Interface Type: 2-Wire, I2S, SPI, USART
• Length: 7 mm

40.11.3
40.11.3.1
40.11.4
40.11.4.1
40.11.5
40.11.5.1
40.11.5.2
If the Flash is operating without wait states, the frequency of the Master Clock MCK must be lower than 3 MHz or
higher than 19 MHz.
If the Flash is operating with one wait state, the frequency of the Master Clock MCK must be lower than 3 MHz or
higher than 19 MHz.
If the Flash is operating with two wait states, the frequency of the Master Clock MCK must be lower than 3 MHz or
higher than 25 MHz.
If the Flash is operating with three wait states, the frequency of the Master Clock MCK must be lower than 3 MHz
or higher than 38 MHz.
If these constraints are not respected, the correct operation of the system cannot be guaranteed and either data or
prefetch abort might occur.
The maximum operating frequencies (at 30 MHz @ 0 Wait States and 55 MHz @ 1 Wait State) as stated in
Table 37-24, “Embedded Flash Wait States,” on page
Note:
The user must ensure that the device is running at the authorized frequency by programming the PLL properly to
not run within the forbidden frequency range.
The maximum number of write/erase cycles for Non Volatile Memory bits is 100. This includes Lock Bits (LOCKx),
General Purpose NVM bits (GPNVMx) and the Security Bit.
This maximum number of write/erase cycles is not applicable to 128 KB Flash memory, it remains at 10K for the
Flash memory.
None.
When PA17, PA18, PA19 or PA20 (the I/O lines multiplexed with the analog inputs) are set as digital inputs with
pull-up disabled, the leakage can be 9 µA in worst case and 90 nA in typical case per I/O when the I/O is set exter-
nally at low level.
Set the I/O to VDDIO by internal or external pull-up.
When NRST or PA0-PA16 or PA21-PA31 are set as digital inputs with pull-up enabled, the voltage of the I/O stabi-
lizes at VPull-up.
Vpull-up
VPull-up Min
VDDIO - 0.65 V
Master Clock (MCK)
Non Volatile Memory Bits (NVM Bits)
Parallel Input/Output Controller (PIO)
Problem Fix/Workaround
Problem Fix/Workaround
Problem Fix/Workaround
MCK: Limited Master Clock Frequency Ranges
NVM Bits: Write/Erase Cycles Number
PIO: Leakage on PA17 - PA20
PIO: Electrical Characteristics on NRST and PA0-PA16 and PA21-31
It is not necessary to use 2 o 3 wait states because the Flash can operate at maximum frequency with only 1 wait state.
VPull-up Max
VDDIO - 0.45 V
582, are still applicable.
SAM7S Series [DATASHEET]
6175M–ATARM–26-Oct-12
648