HW-V5-PCIE2-UNI-G Xilinx Inc, HW-V5-PCIE2-UNI-G Datasheet - Page 63

• Manufacturer Part Number: HW-V5-PCIE2-UNI-G
• Description: KIT DEV PCIEXPRESS GTX VIRTEX5
• Manufacturer: Xilinx Inc
• Series: Virtex™ -5r
• Type: FPGAr

Specifications of HW-V5-PCIE2-UNI-G

• Contents: Board, CD
• For Use With/related Products: Virtex™-5 FPGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Virtex-5 FPGA ML555 Development Kit
UG201 (v1.4) March 10, 2008
R
Pushbutton switch SW9 is used to parallel-load the multiplier and divisor selections for
Synthesizer 1 (U8), and switch SW11 is used to parallel-load the multiplier and divisor DIP
switch settings into Synthesizer 2 (U7). Clock synthesizer outputs are not guaranteed to be
in a known state after a power-on cycle. To establish a known clock frequency output
using the parallel mode, the switches must be configured to a valid operating range and
then the SW9 and SW11 pushbutton switches must be pressed and released. The clock
synthesizer can also be configured using FPGA outputs. The
section provides additional information.
Table 3-22
synthesizer circuit.
clock input for Clock Synthesizer 1. There are ranges below and above the VCO operating
range, which must never be selected by the user, where the VCO does not lock and an
SW10:
Parallel Load Inputs for ICS1
SW9: Parallel Load ICS1
and
Figure 3-11: Clock Synthesizer Switches (Parallel Mode)
Table 3-23
Table 3-22
show all possible values that can be generated by the clock
www.xilinx.com
shows the clock synthesis ranges with a 10 MHz reference
“Serial Mode Operation”
SW11: Parallel Load ICS2
SW12:
Parallel Load Inputs for ICS2
Clock Generation
UG201_c3_10_092706
63