EP1S40B956C5 Altera, EP1S40B956C5 Datasheet - Page 493

• Manufacturer Part Number: EP1S40B956C5
• Description: IC STRATIX FPGA 40K LE 956-BGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S40B956C5

• Number Of Logic Elements/cells: 41250
• Number Of Labs/clbs: 4125
• Total Ram Bits: 3423744
• Number Of I /o: 683
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 956-BGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Figure 5–14. Fast PLL Block Diagram
Notes to
(1)
(2)
Altera Corporation
July 2005
Global or
regional clock
In high-speed differential I/O mode, the high-speed PLL clock feeds the SERDES. Stratix devices only support one
rate of data transfer per fast PLL in high-speed differential I/O mode.
Control signal for high-speed differential I/O SERDES.
Clock Input
Figure
5–14:
Frequency
Detector
Phase
You can multiply the input clock by a factor of 1 to 16. The multiplied
clock is used for high-speed serialization or deserialization operations.
Fast PLL specifications are shown in the Stratix Device Family Data Sheet
section of the Stratix Device Handbook, Volume 1. The voltage controlled
oscillators (VCOs) are designed to operate within the frequency range of
300 to 840 MHz, to provide data rates of up to 840 Mbps.
High-Speed Phase Adjust
There are eight phases of the multiplied clock at the PLL output, each
delayed by 45° from the previous clock and synchronized with the
original clock. The three multiplexers (shown in
the delayed, multiplied clocks. The PLL output drives the three counters
k, v, and l. You can program the three individual post scale counters (k, v,
and l) independently for division ratio or phase. The selected PLL output
is used for the serialization or deserialization process in SERDES.
Charge
Pump
Loop
Filter
High-Speed Differential I/O Interfaces in Stratix Devices
VCO Phase Selection
Selectable at each PLL
Output Port
÷ m
VCO
8
Stratix Device Handbook, Volume 2
rxclkin
Post-Scale
Counters
÷ k
÷ v
÷ l
Figure
5–14) select one of
DIFFIOCLK1 (1)
Regional clock
TXLOADEN (2)
RXLOADEN (2)
Regional clock
DIFFIOCLK2 (1)
Global or
regional clock
5–21