EP1S40B956C5 Altera, EP1S40B956C5 Datasheet - Page 547

• Manufacturer Part Number: EP1S40B956C5
• Description: IC STRATIX FPGA 40K LE 956-BGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S40B956C5

• Number Of Logic Elements/cells: 41250
• Number Of Labs/clbs: 4125
• Total Ram Bits: 3423744
• Number Of I /o: 683
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 956-BGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Figure 5–48. SERDES Bypass LVDS Transmitter with Logic Array as Deserializer
Summary
Altera Corporation
July 2005
Data[7..0]
Clock
PLL
×4 clock
×1 clock
The Stratix device family of flexible, high-performance, high-density
PLDs delivers the performance and bandwidth necessary for complex
system-on-a-programmable-chip (SOPC) solutions. Stratix devices
support multiple I/O protocols to interface with other devices within the
system. Stratix devices can easily implement processing-intensive data-
path functions that are received and transmitted at high speeds. The
Stratix family of devices combines a high-performance enhanced PLD
architecture with dedicated I/O circuitry in order to provide I/O
standard performances of up to 840 Mbps.
Counter
High-Speed Differential I/O Interfaces in Stratix Devices
clock
load
data
data
load
clock
Register
Register
Shift
Shift
data_h
data_l
Stratix Device Handbook, Volume 2
Output
DDR
Serial
data out
tx_clk
5–75