EP1S40B956C5 Altera, EP1S40B956C5 Datasheet - Page 680

IC STRATIX FPGA 40K LE 956-BGA

EP1S40B956C5

Manufacturer Part Number
EP1S40B956C5
Description
IC STRATIX FPGA 40K LE 956-BGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S40B956C5

Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
683
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
956-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S40B956C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S40B956C5
Manufacturer:
ALTERA
0
Part Number:
EP1S40B956C5
Manufacturer:
ALTERA
Quantity:
1
Part Number:
EP1S40B956C5
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S40B956C5N
Manufacturer:
ALTERA
0
Introduction
9–10
Stratix Device Handbook, Volume 2
TX_CLK
Data invalid window before the rising edge (T
Data invalid window after the rising edge (T
TX_CLK
Framer transmitter channel-to-channel skew
Table 9–4. SFI-4 Framer Transmitter 1 (622 MHz Clock) Mode Timing Specifications
(T
duty cycle
period
)
f
Parameter
AC Timing Specifications
Figures 9–7
characteristics of SFI-4 at the framer. Stratix and Stratix GX devices
support all the timing requirements needed to support transmitter and
receiver functions of a SFI-4 framer; only framer-related timing
specifications are applicable.
For details on the timing specifications of LVDS I/O standards in Stratix
and Stratix GX devices, see the Stratix Device Family Data Sheet section of
the Stratix Device Handbook, Volume 1 and the High-Speed Differential I/O
Interfaces in Stratix Devices chapter or the Stratix GX Device Family Data
Sheet section of the Stratix GX Device Handbook, Volume 1 and the High-
Speed Differential I/O Interfaces in Stratix Devices chapter
Figure 9–7
framer transmitter 1 (622 MHz clock) mode.
Figure 9–7. Framer Transmitter 1 (622 MHz Clock) Mode Timing Diagram
Table 9–4
1 (622 MHz clock) mode.
TX_DATA[15..0]
lists the timing specifications for the SFI-4 framer transmitter in
shows the timing diagram for the Stratix and Stratix GX
through
cq_post
cq_pre
)
T cq_pre
)
9–9
and
Min
40
Tables 9–4
T cq_post
Valid
Data
Value
1,608
Typ
through
T period
9–6
T setup
Max
200
200
200
60
illustrate the timing
Altera Corporation
T hold
July 2005
Unit
ps
ps
ps
ps
%

Related parts for EP1S40B956C5