UPD78F9418AGK-9EU Renesas Electronics America, UPD78F9418AGK-9EU Datasheet - Page 20

• Manufacturer Part Number: UPD78F9418AGK-9EU
• Manufacturer: Renesas Electronics America

Specifications of UPD78F9418AGK-9EU

• Lead Free Status / Rohs Status: Supplier Unconfirmed

Figure No.
10-12
11-1
11-2
11-3
11-4
11-5
11-6
11-7
11-8
11-9
11-10
11-11
11-12
12-1
12-2
12-3
12-4
12-5
13-1
13-2
13-3
13-4
13-5
13-6
13-7
13-8
13-9
13-10
13-11
14-1
14-2
14-3
14-4
14-5
14-6
14-7
14-8
14-9
14-10
14-11
18
AV
Block Diagram of 10-Bit A/D Converter ......................................................................................................154
Format of A/D Converter Mode Register 0 .................................................................................................156
Format of A/D Input Selection Register 0 ...................................................................................................157
Basic Operation of 10-Bit A/D Converter ....................................................................................................159
Relationship Between Analog Input Voltage and A/D Conversion Result...................................................160
Software-Started A/D Conversion...............................................................................................................161
How to Reduce Current Consumption in Standby Mode ............................................................................162
Conversion Result Readout Timing (When Conversion Result Is Undefined Value) ..................................163
Conversion Result Readout Timing (When Conversion Result Is Normal Value).......................................163
Analog Input Pin Processing ......................................................................................................................164
A/D Conversion End Interrupt Request Generation Timing ........................................................................165
AV
Block Diagram of Comparator ....................................................................................................................167
Format of Comparator Mode Register 0 .....................................................................................................168
Settings of Comparator Mode Register 0 for Comparator Operation..........................................................169
Settings of External Interrupt Mode Register 1 at INTCMP0 Occurrence...................................................169
Comparator Operation Timing ....................................................................................................................170
Block Diagram of Serial Interface 00 ..........................................................................................................173
Block Diagram of Baud Rate Generator .....................................................................................................174
Format of Serial Operation Mode Register 00 ............................................................................................176
Format of Asynchronous Serial Interface Mode Register 00 ......................................................................177
Format of Asynchronous Serial Interface Status Register 00 .....................................................................179
Format of Baud Rate Generator Control Register 00 .................................................................................180
Format of Asynchronous Serial Interface Transmit/Receive Data ..............................................................191
Asynchronous Serial Interface Transmission Completion Interrupt Timing.................................................193
Asynchronous Serial Interface Reception Completion Interrupt Timing......................................................194
Receive Error Timing..................................................................................................................................195
3-Wire Serial I/O Mode Timing ...................................................................................................................201
Block Diagram of LCD Controller/Driver .....................................................................................................204
Format of LCD Display Mode Register 0 ....................................................................................................205
Format of LCD Port Selector 0 ...................................................................................................................206
Format of LCD Clock Control Register 0 ....................................................................................................207
Relationship Between LCD Display Data Memory Contents and Segment/Common Outputs ...................208
Common Signal Waveforms.......................................................................................................................211
Voltages and Phases of Common and Segment Signals ...........................................................................212
Examples of LCD Drive Power Connections (with On-Chip Voltage Divider Resistors) .............................214
Static LCD Display Pattern and Electrode Connections .............................................................................215
Example of Connecting Static LCD Panel ..................................................................................................216
Static LCD Drive Waveform Examples .......................................................................................................217
DD
DD
Pin Processing ..................................................................................................................................152
Pin Processing ..................................................................................................................................165
LIST OF FIGURES (3/5)
User’s Manual U13952EJ3V1UD
Title
Page