UPD78F9418AGK-9EU Renesas Electronics America, UPD78F9418AGK-9EU Datasheet - Page 21

• Manufacturer Part Number: UPD78F9418AGK-9EU
• Manufacturer: Renesas Electronics America

Specifications of UPD78F9418AGK-9EU

• Lead Free Status / Rohs Status: Supplier Unconfirmed

Figure No.
14-12
14-13
14-14
14-15
14-16
14-17
14-18
14-19
14-20
14-21
15-1
15-2
15-3
15-4
15-5
15-6
15-7
15-8
15-9
15-10
15-11
15-12
15-13
15-14
15-15
16-1
16-2
16-3
16-4
16-5
17-1
17-2
17-3
17-4
18-1
18-2
18-3
18-4
18-5
Two-Time-Slice LCD Display Pattern and Electrode Connections .............................................................218
Example of Connecting Two-Time-Slice LCD Panel ..................................................................................219
Two-Time-Slice LCD Drive Waveform Examples (1/2 Bias Method)..........................................................220
Three-Time-Slice LCD Display Pattern and Electrode Connections...........................................................221
Example of Connecting Three-Time-Slice LCD Panel................................................................................222
Three-Time-Slice LCD Drive Waveform Examples (1/2 Bias Method) .......................................................223
Three-Time-Slice LCD Drive Waveform Examples (1/3 Bias Method) .......................................................224
Four-Time-Slice LCD Display Pattern and Electrode Connections.............................................................225
Example of Connecting Four-Time-Slice LCD Panel..................................................................................226
Four-Time-Slice LCD Drive Waveform Examples (1/3 Bias Method) .........................................................227
Basic Configuration of Interrupt Function ...................................................................................................230
Format of Interrupt Request Flag Register .................................................................................................232
Format of Interrupt Mask Flag Register......................................................................................................233
Format of External Interrupt Mode Register 0 ............................................................................................234
Format of External Interrupt Mode Register 1 ............................................................................................235
Configuration of Program Status Word.......................................................................................................236
Format of Key Return Mode Register 00....................................................................................................237
Block Diagram of Falling Edge Detector.....................................................................................................237
Flowchart of Non-Maskable Interrupt Request Acknowledgment ...............................................................239
Timing of Non-Maskable Interrupt Request Acknowledgment....................................................................239
Non-Maskable Interrupt Request Acknowledgment ...................................................................................239
Interrupt Acknowledgment Program Algorithm ...........................................................................................240
Interrupt Request Acknowledgment Timing (Example: MOV A, r)..............................................................241
Interrupt Request Acknowledgment Timing (When Interrupt Request Flag
Is Generated in Final Clock Under Execution)............................................................................................241
Example of Multiple Interrupt......................................................................................................................242
Format of Oscillation Stabilization Time Selection Register .......................................................................245
Releasing HALT Mode by Interrupt ............................................................................................................247
Releasing HALT Mode by RESET Input.....................................................................................................248
Releasing STOP Mode by Interrupt............................................................................................................250
Releasing STOP Mode by RESET Input ....................................................................................................251
Block Diagram of Reset Function ...............................................................................................................252
Reset Timing by RESET Input ...................................................................................................................253
Reset Timing by Overflow in Watchdog Timer ...........................................................................................253
Reset Timing by RESET Input in STOP Mode ...........................................................................................253
Environment for Writing Program to Flash Memory....................................................................................257
Communication Mode Selection Format ....................................................................................................258
Example of Connection with Dedicated Flash Programmer .......................................................................259
V
Signal Conflict (Serial Interface Input Pin) ..................................................................................................262
PP
Pin Connection Example......................................................................................................................261
LIST OF FIGURES (4/5)
User’s Manual U13952EJ3V1UD
Title
Page
19