ISP1760ET,557

Manufacturer Part NumberISP1760ET,557
ManufacturerNXP Semiconductors
ISP1760ET,557 datasheet
 


Specifications of ISP1760ET,557

Package TypeTFBGAPin Count128
Lead Free Status / RoHS StatusCompliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 33/111

Download datasheet (570Kb)Embed
PrevNext
NXP Semiconductors
Bit
23
Symbol
Reset
0
Access
R
Bit
15
Symbol
Reset
0
Access
R
Bit
7
Symbol
Reset
1
Access
R
Table 14.
Bit
31 to 16
15 to 8
7 to 4
3
2
1
0
[1]
For details on register bit description, refer to
Universal Serial Bus Rev.
8.2 EHCI operational registers
8.2.1 USBCMD register
The USB Command (USBCMD) register indicates the command to be executed by the
serial host controller. Writing to this register causes a command to be executed.
shows the USBCMD register bit allocation.
ISP1760_4
Product data sheet
22
21
20
reserved
0
0
0
R
R
R
14
13
12
EECP[7:0]
0
0
0
R
R
R
6
5
4
IST[3:0]
0
0
0
R
R
R
HCCPARAMS - Host Controller Capability Parameters register (address 0008h) bit
description
[1]
Symbol
Description
-
reserved; write logic 0
EECP[7:0] EHCI Extended Capabilities Pointer: Default = implementation
dependent. This optional field indicates the existence of a capabilities list.
IST[3:0]
Isochronous Scheduling Threshold: Default = implementation
dependent. This field indicates, relative to the current position of the
executing host controller, where software can reliably update the
isochronous schedule.
-
reserved; write logic 0
ASPC
Asynchronous Schedule Park Capability: Default = implementation
dependent. If this bit is set to logic 1, the host controller supports the park
feature for high-speed Transfer Descriptors in the Asynchronous
Schedule.
PFLF
Programmable Frame List Flag: Default = implementation dependent. If
this bit is cleared, the system software must use a frame list length of
1024 elements with this host controller.
If PFLF is set, the system software can specify and use a smaller frame
list and configure the host through the Frame List Size (FLS) field of the
USBCMD register.
-
reserved; write logic 0
1.0”.
Rev. 04 — 4 February 2008
Embedded Hi-Speed USB host controller
19
18
17
0
0
0
R
R
R
11
10
9
0
0
0
R
R
R
3
2
1
reserved
ASPC
PFLF
0
1
1
R
R
R
Ref. 2 “Enhanced Host Controller Interface Specification for
ISP1760
16
0
R
8
0
R
0
reserved
0
R
Table 15
© NXP B.V. 2008. All rights reserved.
32 of 110