ISP1760ET,557

Manufacturer Part NumberISP1760ET,557
ManufacturerNXP Semiconductors
ISP1760ET,557 datasheet
 


Specifications of ISP1760ET,557

Package TypeTFBGAPin Count128
Lead Free Status / RoHS StatusCompliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
Page 93/111

Download datasheet (570Kb)Embed
PrevNext
NXP Semiconductors
Table 95.
T
= 40 C to +85 C; unless otherwise specified.
amb
Symbol
t
WHRL
t
RHRL
t
RHWL
t
WHWL
[1]
For EHCI operational registers, minimum value is 195 ns.
14.1.4 Memory read
A[17:1]
DATA
CS_N
WR_N
RD_N
Fig 18. Memory read
Table 96.
T
= 40 C to +85 C; unless otherwise specified.
amb
Symbol
V
= 1.65 V to 1.95 V
CC(I/O)
t
p13
T
cy13
t
d13
t
d23
t
w13
t
su13
t
su23
V
= 3.3 V to 3.6 V
CC(I/O)
t
p13
T
cy13
t
d13
ISP1760_4
Product data sheet
Register access
Parameter
WR_N HIGH to RD_N LOW time
RD_N HIGH to RD_N LOW time
RD_N HIGH to WR_N LOW time
WR_N HIGH to WR_N LOW time
address = 33C
data
t
p13
t
su13
Memory read
Parameter
initial pre-fetch time
memory RD_N cycle time
data valid time after RD_N LOW
data available time after RD_N HIGH
RD_N pulse width
CS_N set-up time before RD_N LOW
address set-up time before RD_N LOW
initial pre-fetch time
memory RD_N cycle time
data valid time after RD_N LOW
Rev. 04 — 4 February 2008
ISP1760
Embedded Hi-Speed USB host controller
Min
Max
[1]
25
-
[1]
25
-
25
-
[1]
25
-
address 1
address 2
t
su23
data 1
data 2
t
d13
t
d23
T
cy13
t
w13
Min
Max
90
-
40
-
-
31
-
1
32
-
0
-
0
-
90
-
36
-
-
20
© NXP B.V. 2008. All rights reserved.
Unit
ns
ns
ns
ns
address 3
data 3
004aaa523
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
92 of 110