LPC47M182 SMSC Corporation, LPC47M182 Datasheet - Page 188

no-image

LPC47M182

Manufacturer Part Number
LPC47M182
Description
ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
Manufacturer
SMSC Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC47M182-NR
Manufacturer:
SMSC
Quantity:
1
Part Number:
LPC47M182-NR
Manufacturer:
SMSC
Quantity:
6 382
Part Number:
LPC47M182-NR
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LPC47M182-NW
Manufacturer:
LINEAR
Quantity:
1 630
Part Number:
LPC47M182-NW
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LPC47M182-NW
Manufacturer:
SMSC-Pbf
Quantity:
6
Part Number:
LPC47M182-NW
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LPC47M182-NW
Quantity:
500
Part Number:
LPC47M182E-NW
Manufacturer:
Microchip Technology
Quantity:
10 000
Revision 1.8 SMSC/Non-SMSC Register Sets (02-24-05)
PP Mode Register
Default = 0x3C
on VCC POR,
VTR POR and
HARD RESET
PP Mode Register 2
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
PP Mapping
Register
Default = 0x08
on VCC POR,
VTR POR and
HARD RESET
NAME
Table 11.11 – Parallel Port Logical Device Configuration Registers
REG INDEX
0xF0 R/W
0xF1 R/W
0xF8 R/W
DATASHEET
Note: Bits[2:0] in this register are mapped to 0xF8
register.
Bits[2:0] Parallel Port Mode
= 100
= 000
= 001
= 101
= 010
= 011
= 111
Note: Setting Bits[2:0] to either “101”, “011” or “111” will
not change the state of Bits[3:0] in the 0xF8; however,
appropriate Parallel Port mode will be selected.
Bit[6:3] ECP FIFO Threshold
0111b (default)
Bit[7] PP Interupt Type
Not valid when the parallel port is in the Printer
Mode (100) or the Standard & Bi-directional Mode
(000).
= 1 Pulsed Low, released to high-Z.
= 0 IRQ follows nACK when parallel port in EPP Mode
or [Printer,SPP, EPP] under ECP.
IRQ level type when the parallel port is in ECP, TEST,
or Centronics FIFO Mode.
Bits[3:0] Reserved. Set to zero
Bit [4] TIMEOUT_SELECT
= 0 TMOUT (EPP Status Reg.) cleared on write of ‘1’
to TMOUT.
= 1 TMOUT cleared on trailing edge of read of EPP
Status Reg.
Bits[7:5] Reserved. Set to zero.
Bits[3:0] Parallel Port Mode. The Bits[3:1] map directly
to Bits[2:0] in the PP Mode Register (0xF0).
= 0001 Standard and Bi-directional (SPP) Mode
= 0010 EPP-1.9 and SPP Mode
= 0100 ECP Mode
= 1000 Printer Mode (default)
= others Reserved
Bits[7:4] Reserved
188
Printer Mode (default)
Standard and Bi-directional (SPP) Mode
EPP-1.9 and SPP Mode
EPP-1.7 and SPP Mode
ECP Mode
ECP and EPP-1.9 Mode
ECP and EPP-1.7 Mode
DEFINITION
Advanced I/O Controller with Motherboard GLUE Logic
SMSC LPC47M182
Datasheet

Related parts for LPC47M182