LPC47M182 SMSC Corporation, LPC47M182 Datasheet - Page 95

no-image

LPC47M182

Manufacturer Part Number
LPC47M182
Description
ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
Manufacturer
SMSC Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC47M182-NR
Manufacturer:
SMSC
Quantity:
1
Part Number:
LPC47M182-NR
Manufacturer:
SMSC
Quantity:
6 382
Part Number:
LPC47M182-NR
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LPC47M182-NW
Manufacturer:
LINEAR
Quantity:
1 630
Part Number:
LPC47M182-NW
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LPC47M182-NW
Manufacturer:
SMSC-Pbf
Quantity:
6
Part Number:
LPC47M182-NW
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LPC47M182-NW
Quantity:
500
Part Number:
LPC47M182E-NW
Manufacturer:
Microchip Technology
Quantity:
10 000
Advanced I/O Controller with Motherboard GLUE Logic
Datasheet
7.3
SMSC LPC47M182
Note 1: These registers are available in all modes.
Note 2: These registers are only available in EPP mode.
DATA PORT
STATUS
PORT
CONTROL
PORT
EPP ADDR
PORT
EPP DATA
PORT 0
EPP DATA
PORT 1
EPP DATA
PORT 2
EPP DATA
PORT 3
DATA PORT
STATUS PORT
CONTROL PORT
EPP ADDR PORT
Parallel Port
The LPC47M182 incorporates an IBM XT/AT compatible parallel port. This supports the optional PS/2
type bi-directional parallel port (SPP), the Enhanced Parallel Port (EPP) and the Extended Capabilities
Port (ECP) parallel port modes. Refer to the Configuration Registers for information on disabling, power
down, changing the base address of the parallel port, and selecting the mode of operation.
The Parallel Port configuration registers are summarized in Table 11.1 in Chapter 11 Configuration. The
Parallel Port logical device configuration registers (0xF0 and 0xF1) are defined in Table 11.11.
The parallel port also incorporates SMSC’s ChiProtect circuitry, which prevents possible damage to the
parallel port due to printer power-up.
The functionality of the Parallel Port is achieved through the use of eight addressable ports, with their
associated registers and control gating. The control and data port are read/write by the CPU, the status
port is read/write in the EPP mode. The address map of the Parallel Port is shown below:
The bit map of these registers is:
STROBE AUTOFD
TMOUT
PD0
PD0
PD0
PD0
PD0
PD0
D0
BASE ADDRESS + 00H
BASE ADDRESS + 01H
BASE ADDRESS + 02H
BASE ADDRESS + 03H
PD1
PD1
PD1
PD1
PD1
PD1
D1
0
DATASHEET
nINIT
PD2
PD2
PD2
PD2
PD2
PD2
D2
0
nERR
PD3
SLC
PD3
PD3
PD3
PD3
PD3
D3
95
SLCT
IRQE
PD4
PD4
PD4
PD4
PD4
PD4
D4
EPP DATA PORT 0
EPP DATA PORT 1
EPP DATA PORT 2
EPP DATA PORT 3
Revision 1.8 SMSC/Non-SMSC Register Sets (02-24-05)
PCD
PD5
PD5
PD5
PD5
PD5
PD5
PE
D5
nACK
PD6
PD6
PD6
PD6
PD6
PD6
D6
0
BASE ADDRESS + 04H
BASE ADDRESS + 05H
BASE ADDRESS + 06H
BASE ADDRESS + 07H
nBUSY
PD7
PD7
PD7
PD7
PD7
PD7
D7
0
NOTE
1
1
1
2
2
2
2
2

Related parts for LPC47M182