SAM9RL64 Atmel Corporation, SAM9RL64 Datasheet - Page 139

• Manufacturer Part Number: SAM9RL64
• Manufacturer: Atmel Corporation

Specifications of SAM9RL64

• Flash (kbytes): 0 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 240 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 118
• Ext Interrupts: 118
• Usb Transceiver: 1
• Usb Speed: Hi-Speed
• Usb Interface: Device
• Spi: 1
• Twi (i2c): 2
• Uart: 5
• Ssc: 2
• Sd / Emmc: 1
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 6
• Adc Resolution (bits): 10
• Adc Speed (ksps): 220
• Resistive Touch Screen: Yes
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 64
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.08 to 1.32
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

5.8.2
ARM DDI 0029G
Instructions
Communications through the DCC
The function of each register bit is as follows:
Bits 31:28
Bits 27:2
Bit 1
Bit 0
From the point of view of the debugger, the registers are accessed through scan chain 2
in the usual way. From the point of view of the processor, these registers are accessed
through coprocessor register transfer instructions.
Use the instructions listed in Table 5-1 to access the DCC registers.
Because the Thumb instruction set does not contain coprocessor instructions, you are
advised to access this data through SWI instructions when in Thumb state.
You can send and receive messages through the DCC. The following sections describe:
•
•
•
Sending a message to the debugger on page 5-18
Receiving a message from the debugger on page 5-18
Interrupt driven use of the DCC on page 5-18.
Copyright © 1994-2001. All rights reserved.
Explanation
Places the value from the DCC control register into the destination register (Rd)
Writes the value in the source register (Rn) to the DCC data write register
Returns the value in the DCC data read register into Rd
Contain a fixed pattern that denotes the EmbeddedICE version
number, in this case 0001.
Reserved.
If W is clear, the DCC data write register is ready to accept data
from the processor.
If W is set, there is data in the DCC data write register and the
debugger can scan it out.
If R is clear, the DCC data read register is free and data can be
placed there from the debugger.
If R is set, DCC data read register has data that has not been read
by the processor and the debugger must wait.
Table 5-1 DCC register access instructions
Debug Interface
5-17