SAM9RL64 Atmel Corporation, SAM9RL64 Datasheet - Page 74

• Manufacturer Part Number: SAM9RL64
• Manufacturer: Atmel Corporation

Specifications of SAM9RL64

• Flash (kbytes): 0 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 240 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 118
• Ext Interrupts: 118
• Usb Transceiver: 1
• Usb Speed: Hi-Speed
• Usb Interface: Device
• Spi: 1
• Twi (i2c): 2
• Uart: 5
• Ssc: 2
• Sd / Emmc: 1
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 6
• Adc Resolution (bits): 10
• Adc Speed (ksps): 220
• Resistive Touch Screen: Yes
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 64
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.08 to 1.32
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

Memory Interface
3.3
3-4
Bus cycle types
The ARM7TDMI processor bus interface is pipelined. This gives the maximum time for
a memory cycle to decode the address and respond to the access request:
•
•
A single memory cycle is shown in Figure 3-1.
The ARM7TDMI processor bus interface can perform four different types of bus cycle:
•
•
•
•
memory request signals are broadcast in the bus cycle ahead of the bus cycle to
which they refer
address class signals are broadcast half a clock cycle ahead of the bus cycle to
which they refer.
a nonsequential cycle requests a transfer to or from an address which is unrelated
to the address used in the preceding cycle
a sequential cycle requests a transfer to or from an address which is either the
same, one word, or one halfword greater than the address used in the preceding
cycle
an internal cycle does not require a transfer because it is performing an internal
function, and no useful prefetching can be performed at the same time
a coprocessor register transfer cycle uses the data bus to communicate with a
coprocessor, but does not require any action by the memory system.
Copyright © 1994-2001. All rights reserved.
nMREQ
D[31:0]
A[31:0]
MCLK
SEQ
APE
Figure 3-1 Simple memory cycle
ARM DDI 0029G