SAM9RL64 Atmel Corporation, SAM9RL64 Datasheet - Page 85

• Manufacturer Part Number: SAM9RL64
• Manufacturer: Atmel Corporation

Specifications of SAM9RL64

• Flash (kbytes): 0 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 240 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 118
• Ext Interrupts: 118
• Usb Transceiver: 1
• Usb Speed: Hi-Speed
• Usb Interface: Device
• Spi: 1
• Twi (i2c): 2
• Uart: 5
• Ssc: 2
• Sd / Emmc: 1
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 6
• Adc Resolution (bits): 10
• Adc Speed (ksps): 220
• Resistive Touch Screen: Yes
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 64
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.08 to 1.32
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

ARM DDI 0029G
The AMBA specification for Advanced High-performance Bus (AHB) and Advanced
System Bus (ASB) requires a pipelined address bus. This means that APE must be
configured HIGH.
Many systems contain a mixture of DRAM, SRAM and ROM. To cater for the different
address timing requirements, APE can be safely changed during the LOW phase of
MCLK. Typically, APE is held at one level during a burst of sequential accesses to one
type of memory. When a nonsequential access occurs, the timing of most systems
enforce a wait state to allow for address decoding. As a result of the address decode,
APE can be driven to the correct value for the particular bank of memory being
accessed. The value of APE can be held until the memory control signals denote
another nonsequential access.
Previous ARM processors included the ALE signal, and this is retained for backwards
compatibility. This signal also enables you to modify the address timing to achieve the
same results as APE, but in a dynamic manner. To obtain clean MCLK low timing of
the address bus by this mechanism, ALE must be driven HIGH with the falling edge of
MCLK, and LOW with the rising edge of MCLK. ALE can simply be the inverse of
MCLK but the delay from MCLK to ALE must be carefully controlled so that the T
timing constraint is achieved. Figure 3-10 on page 3-16 shows how you can use ALE
to achieve SRAM compatible address timing. Refer to Chapter 7 AC and DC
Parameters for details of the exact timing constraints.
Note
Copyright © 1994-2001. All rights reserved.
nMREQ
A[31:0]
D[31:0]
MCLK
SEQ
APE
Figure 3-9 Depipelined addresses
Memory Interface
3-15
ald