HD64F7051SFJ20V Renesas Electronics America, HD64F7051SFJ20V Datasheet - Page 297

MCU 5V 256K J-TEMP PB-FREE QFP-1

HD64F7051SFJ20V

Manufacturer Part Number
HD64F7051SFJ20V
Description
MCU 5V 256K J-TEMP PB-FREE QFP-1
Manufacturer
Renesas Electronics America
Series
SuperH® SH7050r
Datasheet

Specifications of HD64F7051SFJ20V

Core Processor
SH-2
Core Size
32-Bit
Speed
20MHz
Connectivity
EBI/EMI, SCI
Peripherals
DMA, WDT
Number Of I /o
102
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
168-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7051SFJ20V
Manufacturer:
RENESAS
Quantity:
101
Part Number:
HD64F7051SFJ20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
TCNT0 is initialized to H'00000000 by a power-on reset, and in hardware standby mode and
software standby mode.
Free-Running Counters 1 to 5 (TCNT1 to TCNT5): Free-running counters 1 to 5 (TCNT1 to
TCNT5) are 16-bit readable/writable registers that count on an input clock. The input clock is
selected with prescaler register 1 (PSCR1) and the timer control register (TCR).
TCNT3 to TCNT5 can be cleared to H'0000 by a compare-match with the corresponding general
register (GR) or input capture (counter clear function).
When one of counters TCNT1 to TCNT5 overflows (from H'FFFF to H'0000), the overflow flag
(OVF) for the corresponding channel in the timer status register (TSR) is set to 1.
TCNT1 to TCNT5 are connected to the CPU via an internal 16-bit bus, and can only be accessed
by a word read or write.
TCNT1 to TCNT5 are initialized to H'0000 by a power-on reset, and in hardware standby mode
and software standby mode.
Free-Running Counters 6 to 9 (TCNT6 to TCNT9): Free-running counters 6 to 9 (TCNT6 to
TCNT9) are 16-bit readable/writable registers that count on an input clock. The input clock is
selected with prescaler register 1 (PSCR1) and the timer control register (TCR).
TCNT6 to TCNT9 are connected to the CPU via an internal 16-bit bus, and can only be accessed
by a word read or write.
TCNT6 to TCNT9 are initialized to H'0001 by a power-on reset, and in hardware standby mode
and software standby mode.
Initial value:
Initial value:
R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Bit:
Bit:
15
15
0
0
14
14
0
0
13
13
0
0
12
12
0
0
11
11
0
0
10
10
0
0
9
0
9
0
8
0
8
0
Rev. 5.00 Jan 06, 2006 page 275 of 818
7
0
7
0
Section 10 Advanced Timer Unit (ATU)
6
0
6
0
5
0
5
0
4
0
4
0
3
0
3
0
REJ09B0273-0500
2
0
2
0
1
0
1
0
0
0
0
0

Related parts for HD64F7051SFJ20V