mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 217

no-image

mcf51ac256a

Manufacturer Part Number
mcf51ac256a
Description
Mcf51ac Flexis
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCLKE
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
mcf51ac256aCLKE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCPUE
Manufacturer:
MURATA
Quantity:
1 000
Freescale Semiconductor
Reset
FAULTIE
FAULTM
W
FTMEN
WPDIS
R
Field
INIT
6-5
7
2
1
0
FAULTIE
0
7
Fault interrupt enable. This read/write bit enables the generation of an interrupt when a fault is detected by
FTM and the FTM fault control is enabled.
0 Fault control interrupt is disabled.
1 Fault control interrupt is enabled.
FAULTIE bit is write protected, this bit can only be written if WPDIS = 1.
Fault control mode. These bits define the FTM fault control mode. The fault control mode is selected
according to the
The FAULTM[1:0] bits are write protected, these bits can only be written if WPDIS = 1.
Write protection disable. When write protection is enabled (WPDIS = 0), write protected bits can not be
written. When write protection is disabled (WPDIS = 1), write protected bits can be written. The WPDIS bit
is the negation of the WPEN bit. WPDIS is cleared when 1 is written to WPEN. WPDIS is set when WPEN
bit is read as a logic 1 and then 1 is written to WPDIS. Write 0 to WPDIS has no effect.
0 Write protection is enabled.
1 Write protection is disabled.
Initialize the output channels. When a logic 1 is written to INIT bit the output channels are initialized
according to the state of their corresponding bit in the FTMxOUTINIT register. Writing a logic 0 to INIT bit
has no effect.
0 The INIT bit is always read as logic 0.
FTM enable. When FTMEN = 1 all registers including the FTM specific registers (FTMxCNTINH through to
FTMxRFU) are available for use with no restrictions. When FTMEN = 0 only the TPM compatible registers
(FTMxSC through to FTMxC7VL) can be used without any restriction. The use of the FTM specific registers
when FTMEN = 0 is not recommended and can result in unpredictable behavior.
0 Only TPM compatible registers (FTMxSC through to FTMxC7VL) are available.
1 All FTM registers are available.
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
= Unimplemented or Reserved
Figure 11-13. FTM Features Mode Selection Register (FTMxMODE)
0
6
FAULTM
FAULTM
00
01
10
11
Table
Table 11-9. FTMxMODE Field Descriptions
Table 11-10. Fault Control Mode Selection
11-10.
5
0
Fault control mode is enabled for all channels and the
Fault control mode is enabled for all channels and the
(channels 0, 2, 4 and 6) and the selected mode is the
Fault control mode is enabled for even channels only
Fault control mode is disabled for all channels
selected mode is the automatic fault clearing
selected mode is the manual fault clearing
0
0
4
manual fault clearing
Fault Control Mode
Description
0
0
3
WPDIS
1
2
FlexTimer Module (FTMV1)
INIT
1
0
0
FTMEN
0
0
11-17

Related parts for mcf51ac256a