pef20320 Infineon Technologies Corporation, pef20320 Datasheet - Page 145

no-image

pef20320

Manufacturer Part Number
pef20320
Description
Multichannel Network Interface Controller For Hdlc With 32 Channels
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pef20320HV3.4
Manufacturer:
MAXIM
Quantity:
845
Part Number:
pef20320HV3.4
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
pef20320HV3.4R
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
pef20320HV3.4R
Manufacturer:
SIEMENS
Quantity:
5 510
FO:
User’s Manual
2.1 V.110/X.30 mode
2.2 V.110/X.30 mode
3.1 TMA mode
3.2 TMA mode
4.1 TMB/TMR mode
4.2 TMB/TMR mode
1.1 HDLC, TMB, TMR
A more detailed error analysis can be done by the status information in
A more detailed error analysis can be done by the status information in
one of the following receive errors occurred:
– data could only partly stored due to internal buffer overflow of RB
– 3 consecutive frames had an error in the synchronization pattern
– a fast receive abort channel command was issued
– the data could not be transferred to the shared memory completely
– a receive abort channel command was active for at least
the receive descriptor.
one of the following transmit errors occurred
– the last descriptor had a HOLD = 1 or FE = 1
– the last descriptor had FE = 0 and NO = 0
one of the following errors occurred
– the data could not be transferred to the shared memory completely
– a fast receive abort channel command was issued
see Chapter 1.2
always in conjunction with FI = 1
one of the following receive errors occurred
– the bit length of the frame was not divisible by 8
– the frame could only be partly stored due to
– the frame could not be transferred to the shared memory completely
– the frame was aborted by a fast receive abort channel command
the receive descriptor.
see 1.2
The MUNICH32 has discarded one or more whole frames or short
(loss of synchronism)
because of a hold bit set in a receive descriptor not providing enough
bytes for the data
3 consecutive frames
because of a hold bit set in a receive descriptor not providing enough
bytes for the data
internal buffer overflow of RB
because of a hold bit set in a receive descriptor not providing enough
bytes for the frame
Receive Direction
Transmit Direction
Receive Direction
Transmit Direction
Receive Direction
Transmit Direction
Receive Direction
145
Detailed Register Description
PEB 20320
01.2000

Related parts for pef20320