M30280FAHP#U5B Renesas Electronics America, M30280FAHP#U5B Datasheet - Page 225

• Manufacturer Part Number: M30280FAHP#U5B
• Description: IC M16C/28 MCU FLASH 96K 80LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/Tiny/28r

Specifications of M30280FAHP#U5B

• Core Size: 16-Bit
• Program Memory Size: 96KB (96K x 8)
• Core Processor: M16C/60
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, POR, PWM, Voltage Detect, WDT
• Number Of I /o: 71
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 24x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 80-LQFP
• Controller Family/series: M16C
• No. Of I/o's: 71
• Ram Memory Size: 8KB
• Cpu Speed: 20MHz
• No. Of Timers: 10
• Digital Ic Case Style: LQFP
• Embedded Interface Type: I2C, UART
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: R0K330290S000BE - KIT EVAL STARTER FOR M16C/29M30290T2-CPE - EMULATOR COMPACT M16C/26A/28/29M30290T2-CPE-HP - EMULATOR COMPACT FOR M16C/TINY
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

M
R
R
1
e
E
Figure 14.27 Transmission and Reception Timing in Master Mode (Internal Clock)
. v
6
J
0
C
2
9
2 /
0 .
B
14.1.4.1.1 Master (Internal Clock)
14.1.4.1.2 Slave (External Clock)
14.1.4.1 Clock Phase Setting Function
0
8
0
0
One of four combinations of transfer clock phases and polarities can be selected using the CKPH bit
in the U2SMR3 register and the CKPOL bit in the U2C0 register.
Make sure the transfer clock polarity and phase are the same for the master and slave to communi-
cate.
Figure 14.27 shows the transmission and reception timing in master (internal clock).
Figure 14.28 shows the transmission and reception timing (CKPH="0") in slave (external clock) while
Figure 14.29 shows the transmission and reception timing (CKPH="1") in slave (external clock).
Data input timing
Clock output
(CKPOL=0, CKPH=0)
Clock output
(CKPOL=1, CKPH=0)
Clock output
(CKPOL=0, CKPH=1)
Clock output
(CKPOL=1, CKPH=1)
Data output timing
G
4
J
7
a
o r
0 -
. n
u
2
p
3
0
, 1
0
(
M
2
1
0
0
6
7
C
2 /
, 8
page 203
M
1
"H"
"L"
"H"
"L"
"H"
"L"
"H"
"L"
"H"
"L"
6
C
2 /
f o
8
3
) B
8
5
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
14. Serial I/O