M30280FAHP#U5B Renesas Electronics America, M30280FAHP#U5B Datasheet - Page 286

IC M16C/28 MCU FLASH 96K 80LQFP

M30280FAHP#U5B

Manufacturer Part Number
M30280FAHP#U5B
Description
IC M16C/28 MCU FLASH 96K 80LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/Tiny/28r
Datasheets

Specifications of M30280FAHP#U5B

Core Size
16-Bit
Program Memory Size
96KB (96K x 8)
Core Processor
M16C/60
Speed
20MHz
Connectivity
I²C, IEBus, SIO, UART/USART
Peripherals
DMA, POR, PWM, Voltage Detect, WDT
Number Of I /o
71
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 24x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
80-LQFP
Controller Family/series
M16C
No. Of I/o's
71
Ram Memory Size
8KB
Cpu Speed
20MHz
No. Of Timers
10
Digital Ic Case Style
LQFP
Embedded Interface Type
I2C, UART
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
R0K330290S000BE - KIT EVAL STARTER FOR M16C/29M30290T2-CPE - EMULATOR COMPACT M16C/26A/28/29M30290T2-CPE-HP - EMULATOR COMPACT FOR M16C/TINY
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30280FAHP#U5BM30280FAHP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30280FAHP#U5BM30280FAHP
Quantity:
273
Company:
Part Number:
M30280FAHP#U5BM30280FAHP U55G
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
M30280FAHP#U5BM30280FAHP U55G
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30280FAHP#U5BM30280FAHP U56G
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
R
R
M
16.5 I
e
E
1
. v
J
6
The S10 register monitors the I
use the 6 low-order bits for read only.
16.5.1 Bit 0: Last Receive Bit (LRB)
16.5.2 Bit 1: General Call Detection Flag (ADR0)
16.5.3 Bit 2: Slave Address Comparison Flag (AAS)
16.5.4 Bit 3: Arbitration Lost Detection Flag (AL)
0
C
2
9
The LRB bit stores the last bit value of received data. It can also be used to confirm whether ACK is
received. If the ACK-CLK bit in the S20 register is set to "1" (with ACK clock) and ACK is returned when
the ACK clock is generated, the LRB bit is set to “0”. If ACK is not returned, the LRB bit is set to “1”. When
the ACK-CLK bit is set to "0" (no ACK clock), the last bit value of received data is input. When writing data
to the S00 register, the LRB bit is set to "0".
When the ALS bit in the S1D0 register is set to “0” (addressing format), this ADR0 flag is set to “1” by
receiving the general calls
The ADR0 flag is set to “0” when STOP or START conditions is detected or when the IHR bit in the S1D0
register is set to "1" (reset).
NOTES:
The AAS flag indicates a comparison result of the slave address data after enabled by setting the ALS bit
in the S1D0 register to “0” (addressing format).
The AAS flag is set to "1" when the 7 bits of the address data are matched with the slave address stored
into the S0D0 register, or when a general call is received, in slave receive mode. The AAS flag is set to 0"
by writing data to the S00 register. When the ES0 bit in the S1D0 register is set to "0" (I
disabled) or when the IHR bit in the S1D0 register is set to "1" (reset), the AAS flag is also set to "0".
In master transmit mode, if an "L" signal is applied to the SDA pin by other than a microcomputer, the AL
flag is set to "1" by determining that the arbitration is los and the TRX bit in the S10 register is set to "0"
(receive mode) at the same time. The MST bit in the S10 register is set to "0" (slave mode) after transfer-
ring the bytes which lost the arbitration.
The arbitration lost can be detected only in master transmit mode. When writing data to the S00 register,
the AL flag is set to "0". When the ES0 bit in the S1D0 register is set to "0" (I
when the IHR bit in the S1D0 register is set to "1" (reset), the AL flag is set to "0".
NOTES:
0 .
B
2 /
0
0
8
0
1. Arbitration lost: communication disabled as a master
2
1. General call: A master device transmits the general call address “00
4
J
G
C0 Status Register (S10 register)
7
a
o r
0 -
master device transmits the general call, all slave devices receive the controlled data after general
call.
. n
u
2
3
0
p
, 1
0
(
M
2
0
1
0
6
7
C
2 /
page 264
, 8
M
1
6
(1)
C
,whose address data are all “0”, in slave mode.
f o
2 /
2
8
C bus interface status. When using the S10 register to check the status,
3
) B
8
5
(1)
16. MULTI-MASTER I
2
C bus interface disabled) or
16
” to all slaves. When the
2
2
C bus INTERFACE
C bus interface

Related parts for M30280FAHP#U5B