AT89C51SND2C-7FTUL Atmel, AT89C51SND2C-7FTUL Datasheet - Page 109

IC 8051 MCU FLASH 64K MP3 100BGA

AT89C51SND2C-7FTUL

Manufacturer Part Number
AT89C51SND2C-7FTUL
Description
IC 8051 MCU FLASH 64K MP3 100BGA
Manufacturer
Atmel
Series
89Cr
Datasheet

Specifications of AT89C51SND2C-7FTUL

Core Processor
8051
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, IDE/ATAPI, MMC, SPI, UART/USART, USB
Peripherals
Audio, I²S, MP3, PCM, POR, WDT
Number Of I /o
32
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
2.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.3 V
Data Converters
A/D 2x10b; D/A 2x20b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TFBGA
Data Bus Width
8 bit
Data Ram Size
2.25 KB
Interface Type
ATAPI, I2S, IDE, SPI, UART, USB
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
32
Number Of Timers
2
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details
Other names
AT89C51SND2C7FTUL

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51SND2C-7FTUL
Manufacturer:
ATMEL
Quantity:
4 371
Part Number:
AT89C51SND2C-7FTUL
Manufacturer:
Atmel
Quantity:
10 000
16.5
16.5.1
16.5.2
16.5.3
Figure 16-8. Endpoint FIFO Configuration
4341H–MP3–10/07
Read/Write Data FIFO
Endpoint 0
Endpoint 2
Read Data FIFO
Write Data FIFO
FIFO Mapping
UEPSTA0
UEPSTA2
The read access for each OUT endpoint is performed using the UEPDATX register.
After a new valid packet has been received on an Endpoint, the data are stored into the FIFO
and the Byte counter of the endpoint is updated (UBYCTX registers). The firmware has to store
the endpoint Byte counter before any access to the endpoint FIFO. The Byte counter is not
updated when reading the FIFO.
To read data from an endpoint, select the correct endpoint number in UEPNUM and read the
UEPDATX register. This action automatically decreases the corresponding address vector, and
the next data is then available in the UEPDATX register.
The write access for each IN endpoint is performed using the UEPDATX register.
To write a Byte into an IN endpoint FIFO, select the correct endpoint number in UEPNUM and
write into the UEPDATX register. The corresponding address vector is automatically increased,
and another write can be carried out.
Warning 1: The Byte counter is not updated.
Warning 2: Do not write more Bytes than supported by the corresponding endpoint.
UEPCON0
UEPCON2
UBYCT2
UBYCT0
UEPDAT0
UEPDAT2
UEPNUM
0
1
2
X
AT8xC51SND2C/MP3B
UEPSTAX
SFR Registers
UEPCONX
UBYCTX
UEPDATX
109

Related parts for AT89C51SND2C-7FTUL