AT89C51SND2C-7FTUL Atmel, AT89C51SND2C-7FTUL Datasheet - Page 114

• Manufacturer Part Number: AT89C51SND2C-7FTUL
• Description: IC 8051 MCU FLASH 64K MP3 100BGA
• Manufacturer: Atmel
• Series: 89Cr

Specifications of AT89C51SND2C-7FTUL

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: I²C, IDE/ATAPI, MMC, SPI, UART/USART, USB
• Peripherals: Audio, I²S, MP3, PCM, POR, WDT
• Number Of I /o: 32
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 2.25K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.3 V
• Data Converters: A/D 2x10b; D/A 2x20b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TFBGA
• Data Bus Width: 8 bit
• Data Ram Size: 2.25 KB
• Interface Type: ATAPI, I2S, IDE, SPI, UART, USB
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 2
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: AT89C51SND2C7FTUL

16.7
16.7.1
16.7.2
16.7.3
16.8
16.8.1
114
Control Transactions
Isochronous Transactions
AT8xC51SND2C/MP3B
Setup Stage
Data Stage: Control Endpoint Direction
Status Stage
Isochronous OUT Transactions in Standard Mode
The DIR bit in the UEPSTAX register should be at 0.
Receiving Setup packets is the same as receiving Bulk Out packets, except that the RXSETUP
bit in the UEPSTAX register is set by the USB controller instead of the RXOUTB0 bit to indicate
that an Out packet with a Setup PID has been received on the Control endpoint. When the
RXSETUP bit has been set, all the other bits of the UEPSTAX register are cleared and an inter-
rupt is triggered if enabled.
The firmware has to read the Setup request stored in the Control endpoint FIFO before clearing
the RXSETUP bit to free the endpoint FIFO for the next transaction.
The data stage management is similar to Bulk management.
A Control endpoint is managed by the USB controller as a full-duplex endpoint: IN and OUT. All
other endpoint types are managed as half-duplex endpoint: IN or OUT. The firmware has to
specify the control endpoint direction for the data stage using the DIR bit in the UEPSTAX
register.
•
•
To send a STALL handshake, see
The DIR bit in the UEPSTAX register should be reset at 0 for IN and OUT status stage.
The status stage management is similar to Bulk management.
•
•
An endpoint should be first enabled and configured before being able to receive Isochronous
packets.
When an OUT packet is received on an endpoint, the RXOUTB0 bit is set by the USB controller.
This triggers an interrupt if enabled. The firmware has to select the corre Bulk-outsponding end-
point, store the number of data Bytes by reading the UBYCTX register. If the received packet is
a ZLP (Zero Length Packet), the UBYCTX register value is equal to 0 and no data has to be
read.
If the data stage consists of INs, the firmware has to set the DIR bit in the UEPSTAX register
before writing into the FIFO and sending the data by setting to 1 the TXRDY bit in the
UEPSTAX register. The IN transaction is complete when the TXCMPL has been set by the
hardware. The firmware should clear the TXCMPL bit before any other transaction.
If the data stage consists of OUTs, the firmware has to leave the DIR bit at 0. The RXOUTB0
bit is set by hardware when a new valid packet has been received on the endpoint. The
firmware must read the data stored into the FIFO and then clear the RXOUTB0 bit to reset
the FIFO and to allow the next transaction.
For a Control Write transaction or a No-Data Control transaction, the status stage consists of
a IN Zero Length Packet (see
112). To send a STALL handshake, see
For a Control Read transaction, the status stage consists of a OUT Zero Length Packet (see
“Bulk/Interrupt OUT Transactions in Standard Mode” on page
“Bulk/Interrupt IN Transactions in Standard Mode” on page
“STALL Handshake” on page
“STALL Handshake” on page
116.
110).
116.
4341H–MP3–10/07