mpc823rg Freescale Semiconductor, Inc, mpc823rg Datasheet - Page 733

• Manufacturer Part Number: mpc823rg
• Description: Mpc823 Powerquicc Integrated Communications Processor For Portable Systems
• Manufacturer: Freescale Semiconductor, Inc

DATA LENGTH
This field represents the number of bytes the SCCx ASYNC HDLC controller must transmit
from this buffer descriptor data buffer. It is never modified by the communication processor
module. The value of this field must be greater than zero. These bits are written by the SCCx
ASYNC HDLC controller after it finishes transmitting the associated data buffer.
TX DATA BUFFER POINTER
This field contains the address of the associated data buffer, can be even or odd, and can
reside in internal or external memory. The value of this field is never modified by the
communication processor module. These bits are written by the SCCx ASYNC HDLC
controller after it finishes transmitting the associated data buffer.
16.9.19.12.4 SCCx ASYNC HDLC Event Register. When a serial communication
controller is in asynchronous HDLC mode, the 16-bit memory-mapped SCCx event register
is referred to as the SCCx asynchronous HDLC event (SCCE–ASYNC HDLC) register.
Since each protocol has specific requirements, the SCCE bits are different for each
implementation. This register is used to generate interrupts and report events recognized by
the SCCx ASYNC HDLC channel. When an event is recognized, the SCCx ASYNC HDLC
controller sets the corresponding bit in the SCCE–ASYNC HDLC register. Interrupts
generated by this register can be masked by the SCCM–ASYNC HDLC register.
A bit is cleared by writing a 1 (writing a zero has no effect) and more than one bit can be
cleared at a time. However, all unmasked bits must be cleared before the communication
processor module clears the internal interrupt request. This register is cleared at reset and
can be read at any time.
Bits 0–2, 5–6, and 8—Reserved
These bits are reserved and must be set to 0.
GLR—Glitch on RX
If set, this bit indicates that a serial communication controller has found a glitch on the
receive clock.
GLT—Glitch on TX
If set, this bit indicates that a serial communication controller has found a glitch on the
transmit clock.
SCCE–ASYNC HDLC
RESET
FIELD
ADDR
BIT
0
RESERVED
1
0
2
Freescale Semiconductor, Inc.
For More Information On This Product,
GLR
3
0
GLT
MPC823 REFERENCE MANUAL
4
0
Go to: www.freescale.com
RESERVED
5
0
(IMMR & 0xFFFF0000) + 0xA30
6
IDL
7
0
RES
8
0
BRKE
9
0
Communication Processor Module
BRKS
10
0
TXE
11
0
RXF
12
0
BSY
13
0
TXB
14
0
16-281
RXB
15
0