h8s-2628 Renesas Electronics Corporation., h8s-2628 Datasheet - Page 113

no-image

h8s-2628

Manufacturer Part Number
h8s-2628
Description
Renesas 16-bit Single-chip Microcomputer H8s Family/h8s/2600 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet
5.4
5.4.1
There are seven external interrupts: NMI and IRQ5 to IRQ0. These interrupts can be used to
restore this LSI from software standby mode.
NMI Interrupt: NMI is the highest-priority interrupt, and is always accepted by the CPU
regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEG
bit in SYSCR can be used to select whether an interrupt is requested at a rising edge or a falling
edge on the NMI pin.
IRQ5 to IRQ0 Interrupts: Interrupts IRQ5 to IRQ0 are requested by an input signal at pins
to
The detection of IRQ5 to IRQ0 interrupts does not depend on whether the relevant pin has been
set for input or output. However, when a pin is used as an external interrupt input pin, do not clear
the corresponding DDR to 0; and use the pin as an I/O pin for another function.
A block diagram of interrupts IRQ5 to IRQ0 is shown in figure 5.2.
I R Q 0
Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling
edge, rising edge, or both edges, at pins
Enabling or disabling of interrupt requests IRQ5 to IRQ0 can be selected with IER.
The interrupt priority level can be set with IPR.
The status of interrupt requests IRQ5 to IRQ0 is indicated in ISR. ISR flags can be cleared to 0
by software.
. Interrupts IRQ5 to IRQ0 have the following features:
IRQn input
Note: n = 5 to 0
Interrupt Sources
External Interrupts
Figure 5.2 Block Diagram of Interrupts IRQ5 to IRQ0
IRQnSCA, IRQnSCB
detection circuit
Edge/level
Clear signal
I R Q 5
R
S
to
I R Q 0
IRQnF
.
Rev. 3.00 Oct 04, 2005 page 73 of 598
Q
IRQnE
Section 5 Interrupt Controller
IRQn interrupt
request
REJ09B0155-0300
I R Q 5

Related parts for h8s-2628