IP-PCIE/1 Altera, IP-PCIE/1 Datasheet - Page 180
IP-PCIE/1
Manufacturer Part Number
IP-PCIE/1
Description
IP CORE - PCI Express X1 Lane
Manufacturer
Altera
Type
MegaCorer
Specifications of IP-PCIE/1
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x1 Link Width
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 180 of 362
- Download datasheet (7Mb)
8–4
Receive Buffer Reordering
Table 8–2. Transaction Ordering Rules (Part 1 of 2)
PCI Express Compiler User Guide
Row Pass Column
Memory Write or
Message
Request
Read Request
I/O or
Configuration
Write Request
■
■
The receive datapath implements a receive buffer reordering function that allows
posted and completion transactions to pass non-posted transactions (as allowed by
PCI Express ordering rules) when the application layer is unable to accept additional
non-posted transactions.
The application layer dynamically enables the RX buffer reordering by asserting the
rx_mask signal. The rx_mask signal masks non-posted request transactions made to
the application interface so that only posted and completion transactions are
presented to the application.
Spec
1) N
2)Y/N
No
No
Memory Write or
Posted Request
The transaction layer sends all memory and I/O requests, as well as completions
generated by the application layer and passed to the transmit interface, to the PCI
Express link.
The IP core can generate and transmit power management, interrupt, and error
signaling messages automatically under the control of dedicated signals.
Additionally, the IP core can generate MSI requests under the control of the
dedicated signals.
Message
Request
Core
1) N
2) N
No
No
Spec
yes
Y/N
Y/N
Read Request
Non Posted Request
(Note
Core
yes
1) Yes
3) Yes
Table 8–2
1)–
(12)
Spec
yes
Y/N
Y/N
I/O or Cfg Write
lists the transaction ordering rules.
Request
Core
yes
2) Yes
4) Yes
Chapter 8: Transaction Layer Protocol (TLP) Details
Y/N
Read Completion
Spec
1) Y/N
2) Y
Y/N
December 2010 Altera Corporation
Core
1) N
2) N
No
No
Completion
Receive Buffer Reordering
Spec
1) Y/N
2) Y
Y/N
Y/N
I/O or Cfg Write
Completion
Core
1) No
2) No
No
No
Related parts for IP-PCIE/1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE - 32-bit 66MHz PCI Master/Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - 64-bit 66MHz PCI Master/Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - 32-bit 66MHz PCI Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - 64-bit 66MHz PCI Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - PCI Express X1 And X4 Lanes
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - PCI Express X1 X4 And X8 Lanes
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE
Manufacturer:
Altera
Datasheet: