IP-PCIE/1 Altera, IP-PCIE/1 Datasheet - Page 322

IP CORE - PCI Express X1 Lane

IP-PCIE/1

Manufacturer Part Number
IP-PCIE/1
Description
IP CORE - PCI Express X1 Lane
Manufacturer
Altera
Type
MegaCorer
Datasheets

Specifications of IP-PCIE/1

Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x1 Link Width
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
B–16
Table B–9. tx_cred0[21:0] Bits for the ×1 and ×4 IP cores (Part 2 of 2)
Table B–10. tx_cred[65:0] Bits for ×8 IP core
PCI Express Compiler User Guide
[11]
[12]
[21:13]
tx_cred[7:0]
tx_cred[19:8]
tx_cred[60]
tx_cred[61]
tx_cred[62]
tx_cred[63]
tx_cred[64]
tx_cred[65]
tx_cred[27:20]
tx_cred[39:28]
tx_cred[47:40]
tx_cred[59:48]
Bits
Bits
9 bits permit advertisement of 256
credits, which corresponds to 4 KBytes,
the maximum payload size.
0: No credits available
1: Sufficient credit available for at
least 1 transaction layer packet
0: No credits available
1: Sufficient credit available for at
least 1 transaction layer packet
Table B–10
0-127: Number of credits available
>127: No credits available
0-127: Number of credits available
>127: No credits available
0–127: Number of credits available
>127: No credits available
0: Posted header credits are not infinite
1: Posted header credits are infinite
0: Posted data credits are not infinite
1: Posted data credits are infinite
0: Non-Posted header credits are not infinite
1: Non-Posted header credits are infinite
0: Non-posted data credits are not infinite
1: Non-posted data credits are infinite
0: Completion credits are not infinite
1: Completion credits are infinite
0: Completion data credits are not infinite
1: Completion data credits are infinite
0-2047: Number of credits available
>2047: No credits available
0-2047: Number of credits available
>2047: No credits available
0-2047: Number of credits available
>2047: No credits available
Value
shows the bit information for tx_cred <n> [65:0] for the ×8 IP cores.
Value
Non-Posted data.
Completion header.
Completion data, posted data.
Posted header. Ignore this field if the value of
posted header credits, tx_cred[60], is set to
1.
Posted data. Ignore this field if the value of
posted data credits, tx_cred[61], is set to 1.
Non-posted header. Ignore this field if value of
non-posted header credits, tx_cred[62], is
set to 1.
Non-posted data. Ignore this field if value of
non-posted data credits, tx_cred[63], is set
to 1.
Completion header. Ignore this field if value of
CPL header credits, tx_cred[64], is set to 1.
Completion data. Ignore this field if value of
CPL data credits, tx_cred[65], is set to 1.
Posted header credits are infinite when set to
1.
Posted data credits are infinite.when set to 1.
Non-posted header credits are infinite when set
to 1.
Non-posted data credits are infinite when set to
1.
Completion header credits are infinite when set
to 1.
Completion data credits are infinite when set to
1.
Description
December 2010 Altera Corporation
Description
Descriptor/Data Interface
Chapter :

Related parts for IP-PCIE/1