IP-PCIE/1 Altera, IP-PCIE/1 Datasheet - Page 191
IP-PCIE/1
Manufacturer Part Number
IP-PCIE/1
Description
IP CORE - PCI Express X1 Lane
Manufacturer
Altera
Type
MegaCorer
Specifications of IP-PCIE/1
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x1 Link Width
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 191 of 362
- Download datasheet (7Mb)
PCI Express Interrupts for Endpoints
MSI Interrupts
December 2010 Altera Corporation
December 2010
<edit Part Number variable in chapter>
f
This chapter covers interrupts for endpoints and root ports.
The PCI Express Compiler provides support for PCI Express legacy interrupts, MSI
and MSI-X interrupts when configured in endpoint mode. MSI-X interrupts are only
available in the hard IP implementation endpoint variations. The MSI, MSI-X, and
legacy interrupts are mutually exclusive. After power up, the IP core starts in INTX
mode, after which time software decides whether to switch to MSI mode by
programming the msi_enable bit of the MSI message control register (bit[16:] of
0x050) to 1 or to MSI-X mode if you turn on Implement MSI-X on the Capabilities
page using the parameter editor. If you turn on the Implement MSI-X option, you
should implement the MSI-X table structures at the memory space pointed to by the
BARs.
Refer to section 6.1 of
Express interrupt support for endpoints.
MSI interrupts are signaled on the PCI Express link using a single dword memory
write TLPs generated internally by the PCI Express IP core. The app_msi_req input
port controls MSI interrupt generation. When the input port asserts app_msi_req, it
causes a MSI posted write TLP to be generated based on the MSI configuration
register values and the app_msi_tc and app_msi_num input ports.
Figure 10–1
Figure 10–1. MSI Handler Block
illustrates the architecture of the MSI handler block.
PCI Express 2.0 Base Specification
app_msi_req
app_msi_ack
app_msi_tc
app_msi_num
pex_msi_num
app_int_sts
cfg_msicsr[15:0]
MSI Handler
Block
for a general description of PCI
PCI Express Compiler User Guide
10. Interrupts
Related parts for IP-PCIE/1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE - 32-bit 66MHz PCI Master/Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - 64-bit 66MHz PCI Master/Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - 32-bit 66MHz PCI Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - 64-bit 66MHz PCI Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - PCI Express X1 And X4 Lanes
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - PCI Express X1 X4 And X8 Lanes
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE
Manufacturer:
Altera
Datasheet: