MC68HC908JK8CP Freescale Semiconductor, MC68HC908JK8CP Datasheet - Page 128

MC68HC908JK8CP

Manufacturer Part Number
MC68HC908JK8CP
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68HC908JK8CP

Cpu Family
HC08
Device Core Size
8b
Frequency (max)
8MHz
Interface Type
SCI
Program Memory Type
Flash
Program Memory Size
8KB
Total Internal Ram Size
256Byte
# I/os (max)
15
Number Of Timers - General Purpose
4
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
13-chx8-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Through Hole
Pin Count
20
Package Type
PDIP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JK8CP
Manufacturer:
ALTERA
Quantity:
13
Part Number:
MC68HC908JK8CPE
Manufacturer:
FREESCALE
Quantity:
928
Part Number:
MC68HC908JK8CPE
Manufacturer:
FREESCALE
Quantity:
20 000
Serial Communications Interface (SCI)
9.4.3.3 Data Sampling
The receiver samples the RxD pin at the RT clock rate. The RT clock is an internal signal with a frequency
16 times the baud rate. To adjust for baud rate mismatch, the RT clock is resynchronized at the following
times (see
To locate the start bit, data recovery logic does an asynchronous search for a logic 0 preceded by three
logic 1s. When the falling edge of a possible start bit occurs, the RT clock begins to count to 16.
To verify the start bit and to detect noise, data recovery logic takes samples at RT3, RT5, and RT7.
Table 9-2
Start bit verification is not successful if any two of the three verification samples are logic 1s. If start bit
verification is not successful, the RT clock is reset and a new search for a start bit begins.
128
RT CLOCK
RT CLOCK
SAMPLES
After every start bit
After the receiver detects a data bit change from logic 1 to logic 0 (after the majority of data bit
samples at RT8, RT9, and RT10 returns a valid logic 1 and the majority of the next RT8, RT9, and
RT10 samples returns a valid logic 0)
CLOCK
RESET
STATE
summarizes the results of the start bit verification samples.
RxD
Figure
RT
MC68HC908JL8/JK8 • MC68HC08JL8/JK8 • MC68HC908KL8 Data Sheet, Rev. 3.1
9-6):
RT3, RT5, and RT7
QUALIFICATION
Samples
START BIT
Figure 9-6. Receiver Data Sampling
000
001
010
011
100
101
110
111
Table 9-2. Start Bit Verification
VERIFICATION
START BIT
Verification
Start Bit
Yes
Yes
Yes
Yes
No
No
No
No
START BIT
SAMPLING
DATA
Noise Flag
0
1
1
0
1
0
0
0
Freescale Semiconductor
LSB

Related parts for MC68HC908JK8CP